summaryrefslogtreecommitdiffstats
path: root/hw/riscv/boot.c
Commit message (Expand)AuthorAgeFilesLines
* riscv: Pass RISCVHartArrayState by pointerAlistair Francis2021-01-161-6/+4Star
* RISC-V: Place DTB at 3GB boundary instead of 4GBAtish Patra2021-01-161-4/+4
* hw/riscv: Use the CPU to determine if 32-bitAlistair Francis2020-12-181-21/+10Star
* hw/riscv: boot: Remove compile time XLEN checksAlistair Francis2020-12-181-25/+30
* hw/riscv: Expand the is 32-bit check to support more CPUsAlistair Francis2020-12-181-1/+11
* vl: extract softmmu/datadir.cPaolo Bonzini2020-12-101-0/+1
* riscv: do not use ram_size globalPaolo Bonzini2020-12-101-2/+3
* hw/riscv: Load the kernel after the firmwareAlistair Francis2020-10-221-5/+14
* hw/riscv: Add a riscv_is_32_bit() functionAlistair Francis2020-10-221-0/+9
* hw/riscv: Return the end address of the loaded firmwareAlistair Francis2020-10-221-11/+17
* load_elf: Remove unused address variables from callersBALATON Zoltan2020-09-261-4/+4
* RISC-V: Support 64 bit start addressAtish Patra2020-07-141-1/+5
* riscv: Add opensbi firmware dynamic supportAtish Patra2020-07-141-4/+38
* RISC-V: Copy the fdt in dram instead of ROMAtish Patra2020-07-141-15/+38
* riscv: Unify Qemu's reset vector code pathAtish Patra2020-07-141-0/+46
* riscv: Change the default behavior if no -bios option is specifiedBin Meng2020-06-031-27/+4Star
* riscv: Suppress the error report for QEMU testing with riscv_find_firmware()Bin Meng2020-06-031-3/+11
* hw/riscv: Add optional symbol callback ptr to riscv_load_firmware()Anup Patel2020-04-291-5/+8
* hw/core/loader: Let load_elf() populate a field with CPU-specific flagsAleksandar Markovic2020-01-291-2/+2
* hw/riscv: Add optional symbol callback ptr to riscv_load_kernel()Zhuang, Siwei (Data61, Kensington NSW)2019-11-251-3/+4
* riscv/boot: Fix possible memory leakAlistair Francis2019-10-281-7/+4Star
* riscv: Resolve full path of the given bios imageBin Meng2019-09-171-3/+3
* riscv: Add a helper routine for finding firmwareBin Meng2019-09-171-7/+15
* Include hw/boards.h a bit lessMarkus Armbruster2019-08-161-1/+1
* riscv/boot: Fixup the RISC-V firmware warningAlistair Francis2019-07-271-4/+8
* hw/riscv: Load OpenSBI as the default firmwareAlistair Francis2019-07-181-0/+54
* hw/riscv: Extend the kernel loading supportAlistair Francis2019-06-271-4/+14
* hw/riscv: Add support for loading a firmwareAlistair Francis2019-06-271-0/+26
* hw/riscv: Split out the boot functionsAlistair Francis2019-06-271-0/+69