summaryrefslogtreecommitdiffstats
path: root/hw/riscv/sifive_plic.c
Commit message (Expand)AuthorAgeFilesLines
* qdev: Convert uses of qdev_create() with CoccinelleMarkus Armbruster2020-06-151-2/+3
* qdev: set properties with device_class_set_props()Marc-André Lureau2020-01-241-1/+1
* riscv: plic: Remove unused interrupt functionsAlistair Francis2019-09-171-12/+0Star
* Include hw/qdev-properties.h lessMarkus Armbruster2019-08-161-0/+1
* hw/riscv: Replace global smp variables with machine smp propertiesLike Xu2019-07-051-0/+3
* Include qemu/module.h where needed, drop it from qemu-common.hMarkus Armbruster2019-06-121-0/+1
* riscv: plic: Log guest errorsAlistair Francis2019-04-051-3/+9
* riscv: plic: Fix incorrect irq calculationAlistair Francis2019-04-051-2/+2
* Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell2019-03-281-0/+3
|\
| * riscv: plic: Set msi_nonbroken as trueAlistair Francis2019-03-181-0/+3
* | RISC-V: Allow interrupt controllers to claim interruptsMichael Clark2019-03-191-0/+15
* | RISC-V: Replace __builtin_popcount with ctpop8 in PLICMichael Clark2019-03-191-2/+2
|/
* RISC-V: Fix PLIC pending bitfield readsMichael Clark2018-12-201-1/+1
* RISC-V: Allow setting and clearing multiple irqsMichael Clark2018-10-171-2/+2
* RISC-V: Use atomic_cmpxchg to update PLIC bitmapsMichael Clark2018-09-041-27/+22Star
* hw/riscv/sifive_plic: Use gpios instead of irqsAlistair Francis2018-07-061-5/+1Star
* SiFive RISC-V PLIC BlockMichael Clark2018-03-061-0/+505