summaryrefslogtreecommitdiffstats
path: root/include/hw/riscv/boot.h
Commit message (Expand)AuthorAgeFilesLines
* riscv: Pass RISCVHartArrayState by pointerAlistair Francis2021-01-161-3/+3
* hw/riscv: Use the CPU to determine if 32-bitAlistair Francis2020-12-181-3/+5
* hw/riscv: boot: Remove compile time XLEN checksAlistair Francis2020-12-181-3/+5
* hw/riscv: Load the kernel after the firmwareAlistair Francis2020-10-221-0/+3
* hw/riscv: Add a riscv_is_32_bit() functionAlistair Francis2020-10-221-0/+2
* hw/riscv: Return the end address of the loaded firmwareAlistair Francis2020-10-221-4/+4
* riscv: Add opensbi firmware dynamic supportAtish Patra2020-07-141-1/+4
* RISC-V: Copy the fdt in dram instead of ROMAtish Patra2020-07-141-1/+3
* riscv: Unify Qemu's reset vector code pathAtish Patra2020-07-141-0/+2
* riscv/boot: Add a missing header includeAlistair Francis2020-06-031-0/+1
* hw/riscv: Add optional symbol callback ptr to riscv_load_firmware()Anup Patel2020-04-291-2/+4
* hw/riscv: Add optional symbol callback ptr to riscv_load_kernel()Zhuang, Siwei (Data61, Kensington NSW)2019-11-251-1/+2
* riscv: Add a helper routine for finding firmwareBin Meng2019-09-171-0/+1
* include: Make headers more self-containedMarkus Armbruster2019-08-161-0/+2
* hw/riscv: Load OpenSBI as the default firmwareAlistair Francis2019-07-181-0/+3
* hw/riscv: Add support for loading a firmwareAlistair Francis2019-06-271-0/+2
* hw/riscv: Split out the boot functionsAlistair Francis2019-06-271-0/+27