summaryrefslogtreecommitdiffstats
path: root/include
Commit message (Expand)AuthorAgeFilesLines
* replay: rewrite async event handlingPavel Dovgalyuk2022-06-061-2/+7
* replay: notify vCPU when BH is scheduledPavel Dovgalyuk2022-06-061-0/+1
* modules: introduces module_kconfig directiveJose R. Ziviani2022-06-061-0/+10
* Merge tag 'pull-request-2022-06-03' of https://gitlab.com/thuth/qemu into sta...Richard Henderson2022-06-031-2/+0Star
|\
| * ui: Switch "-display sdl" to use the QAPI parserThomas Huth2022-06-031-2/+0Star
* | tcg: Add tcg_gen_mov_ptrRichard Henderson2022-06-021-0/+5
|/
* hw/hyperv/vmbus: Remove unused vmbus_load/save_req()Philippe Mathieu-Daudé2022-05-301-3/+0Star
* Merge tag 'misc-pull-request' of gitlab.com:marcandre.lureau/qemu into stagingRichard Henderson2022-05-302-8/+7Star
|\
| * include: move qemu_*_exec_dir() to cutilsMarc-André Lureau2022-05-282-8/+7Star
* | pseries: allow setting stdout-path even on machines with a VGAPaolo Bonzini2022-05-261-1/+1
|/
* crypto: Introduce akcipher crypto classzhenwei pi2022-05-261-0/+158
* hw/gpio: replace HWADDR_PRIx with PRIx64Jamin Lin2022-05-251-1/+1
* hw/gpio support GPIO index mode for write operation.Jamin Lin2022-05-251-0/+14
* hw: aspeed: Introduce common UART init functionPeter Delevoryas2022-05-251-0/+1
* hw: aspeed: Add uarts_num SoC attributePeter Delevoryas2022-05-251-0/+1
* hw: aspeed: Add missing UART'sPeter Delevoryas2022-05-251-0/+8
* aspeed: Introduce a get_irq AspeedSoCClass methodCédric Le Goater2022-05-251-0/+3
* Merge tag 'pull-request-2022-05-18' of https://gitlab.com/thuth/qemu into sta...Richard Henderson2022-05-201-1/+1
|\
| * docs/about: Update the support statement for WindowsThomas Huth2022-05-181-1/+1
* | ptimer: Rename PTIMER_POLICY_DEFAULT to PTIMER_POLICY_LEGACYPeter Maydell2022-05-191-4/+12
* | hw/adc/zynq-xadc: Use qemu_irq typedefPhilippe Mathieu-Daudé2022-05-191-2/+1Star
* | hw/intc/arm_gicv3: Use correct number of priority bits for the CPUPeter Maydell2022-05-191-0/+1
* | hw/intc/arm_gicv3: Support configurable number of physical priority bitsPeter Maydell2022-05-191-5/+2Star
|/
* Merge tag 'for_upstream' of git://git.kernel.org/pub/scm/virt/kvm/mst/qemu in...Richard Henderson2022-05-1722-25/+1227
|\
| * hw/i386: Make pic a property of common x86 base machine typeXiaoyao Li2022-05-162-2/+2
| * hw/i386: Make pit a property of common x86 base machine typeXiaoyao Li2022-05-163-4/+2Star
| * include/hw/pci/pcie_host: Correct PCIE_MMCFG_SIZE_MAXFrancisco Iglesias2022-05-161-1/+1
| * include/hw/pci/pcie_host: Correct PCIE_MMCFG_BUS_MASKFrancisco Iglesias2022-05-161-2/+2
| * virtio: add vhost support for virtio devicesJonah Palmer2022-05-161-0/+3
| * virtio: drop name parameter for virtio_init()Jonah Palmer2022-05-163-5/+4Star
| * virtio/vhost-user: dynamically assign VhostUserHostNotifiersAlex Bennée2022-05-161-1/+41
| * hw/virtio/vhost-user: don't suppress F_CONFIG when supportedAlex Bennée2022-05-161-0/+1
| * include/hw: start documenting the vhost APIAlex Bennée2022-05-161-10/+122
| * hw/virtio: move virtio-pci.h into shared include spaceAlex Bennée2022-05-161-0/+255
| * intel_iommu: Support IR-only mode without DMA translationDavid Woodhouse2022-05-161-0/+1
| * cxl/cxl-host: Add memops for CFMWS region.Jonathan Cameron2022-05-131-0/+2
| * mem/cxl_type3: Add read and write functions for associated hostmem.Jonathan Cameron2022-05-131-0/+6
| * CXL/cxl_component: Add cxl_get_hb_cstate()Jonathan Cameron2022-05-131-0/+2
| * pci/pcie_port: Add pci_find_port_by_pn()Jonathan Cameron2022-05-131-0/+2
| * hw/cxl/host: Add support for CXL Fixed Memory Windows.Jonathan Cameron2022-05-131-0/+21
| * hw/cxl/component: Add utils for interleave parameter encoding/decodingJonathan Cameron2022-05-131-0/+8
| * acpi/cxl: Create the CEDT (9.14.1)Ben Widawsky2022-05-132-0/+25
| * acpi/cxl: Add _OSC implementation (9.14.2)Ben Widawsky2022-05-131-0/+23
| * hw/cxl/component: Implement host bridge MMIO (8.2.5, table 142)Ben Widawsky2022-05-131-0/+14
| * hw/cxl/device: Implement get/set Label Storage Area (LSA)Ben Widawsky2022-05-131-0/+5
| * hw/cxl/device: Plumb real Label Storage Area (LSA) sizingBen Widawsky2022-05-131-1/+10
| * hw/cxl/device: Add a memory device (8.2.8.5)Ben Widawsky2022-05-133-0/+37
| * hw/pxb: Allow creation of a CXL PXB (host bridge)Ben Widawsky2022-05-131-0/+6
| * cxl: Machine level control on whether CXL support is enabledJonathan Cameron2022-05-132-0/+6
| * hw/pci/cxl: Create a CXL bus typeBen Widawsky2022-05-131-0/+7
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-07-11 08:03:43 +0200