summaryrefslogtreecommitdiffstats
path: root/target-mips
Commit message (Expand)AuthorAgeFilesLines
* target-mips: Avoid shifting left into sign bitPeter Maydell2014-03-274-17/+17
* target-mips: fix MTHC1 and MFHC1 when FPU in FR=0 modePetar Jovanovic2014-03-251-35/+44
* cputlb: Change tlb_set_page() argument to CPUStateAndreas Färber2014-03-131-1/+1
* cputlb: Change tlb_flush() argument to CPUStateAndreas Färber2014-03-133-3/+6
* cputlb: Change tlb_flush_page() argument to CPUStateAndreas Färber2014-03-131-2/+6
* exec: Change cpu_abort() argument to CPUStateAndreas Färber2014-03-132-3/+12
* translate-all: Change cpu_restore_state() argument to CPUStateAndreas Färber2014-03-131-1/+1
* cpu-exec: Change cpu_loop_exit() argument to CPUStateAndreas Färber2014-03-131-2/+2
* exec: Change tlb_fill() argument to CPUStateAndreas Färber2014-03-131-3/+4
* cpu: Move breakpoints field from CPU_COMMON to CPUStateAndreas Färber2014-03-133-3/+4
* cpu: Move exception_index field from CPU_COMMON to CPUStateAndreas Färber2014-03-133-20/+24
* cpu: Turn cpu_handle_mmu_fault() into a CPUClass hookAndreas Färber2014-03-134-11/+16
* cpu: Turn cpu_has_work() into a CPUClass hookAndreas Färber2014-03-132-28/+30
* target-mips: add user-mode FR switch support for MIPS32r5Petar Jovanovic2014-02-104-10/+56
* target-mips: add support for CP0_Config5Petar Jovanovic2014-02-105-3/+40
* target-mips: add support for CP0_Config4Petar Jovanovic2014-02-105-3/+31
* target-mips: add CPU definition for MIPS32R5Petar Jovanovic2014-02-102-0/+33
* target-mips: Use new qemu_ld/st opcodesAurelien Jarno2013-12-211-67/+52Star
* target-mips: Use macro ARRAY_SIZE where possibleStefan Weil2013-12-091-18/+12Star
* target-mips: fix 64-bit FPU config for user-mode emulationPetar Jovanovic2013-12-091-2/+5
* misc: Replace 'struct QEMUTimer' by 'QEMUTimer'Stefan Weil2013-12-021-1/+1
* Merge remote-tracking branch 'rth/tcg-pull' into stagingAnthony Liguori2013-10-112-10/+6Star
|\
| * tcg: Remove stray semi-colons from target-*/helper.hRichard Henderson2013-10-101-6/+6
| * tcg: Move helper registration into tcg_context_initRichard Henderson2013-10-101-4/+0Star
* | cpu: Drop cpu_model_str from CPU_COMMONAndreas Färber2013-10-071-1/+0Star
|/
* cpu: Use QTAILQ for CPU listAndreas Färber2013-09-031-6/+4Star
* tcg: Change tcg_gen_exit_tb argument to uintptr_tRichard Henderson2013-09-021-1/+1
* target-mips: fix get_physical_address() #if 0 build errorJames Hogan2013-08-281-1/+1
* target-mips: fix decoding of microMIPS POOL32Axf instructionsLeon Alrae2013-08-061-6/+54
* target-mips: fix 34Kf configuration for DSP ASEYongbok Kim2013-08-031-4/+3Star
* cpu: Partially revert "cpu: Change qemu_init_vcpu() argument to CPUState"Andreas Färber2013-07-291-2/+3
* target-mips: fix mipsdsp_mul_q31_q31Petar Jovanovic2013-07-291-1/+1
* target-mips: Remove assignment to a variable which is never usedStefan Weil2013-07-291-1/+0Star
* target-mips: fix mipsdsp_trunc16_sat16_roundPetar Jovanovic2013-07-291-5/+11
* target-mips: fix branch in likely delay slot tcg assertJames Hogan2013-07-281-45/+17Star
* target-mips: fix multiplication in mipsdsp_rndq15_mul_q15_q15Petar Jovanovic2013-07-281-2/+2
* cpu: Introduce CPUClass::gdb_{read,write}_register()Andreas Färber2013-07-274-2/+15
* gdbstub: Replace GET_REG*() macros with gdb_get_reg*() functionsAndreas Färber2013-07-271-14/+17
* target-mips: Move cpu_gdb_{read,write}_register()Andreas Färber2013-07-261-0/+144
* cpu: Introduce CPUState::gdb_num_regs and CPUClass::gdb_num_core_regsAndreas Färber2013-07-261-0/+2
* cpu: Turn cpu_get_phys_page_debug() into a CPUClass hookAndreas Färber2013-07-233-3/+10
* cpu: Move singlestep_enabled field from CPU_COMMON to CPUStateAndreas Färber2013-07-231-4/+7
* cpu: Introduce CPUClass::synchronize_from_tb() for cpu_pc_from_tb()Andreas Färber2013-07-232-7/+11
* cpu: Introduce CPUClass::set_pc() for gdb_set_cpu_pc()Andreas Färber2013-07-231-0/+14
* cpu: Move reset logging to CPUStateAndreas Färber2013-07-091-5/+0Star
* log: Change log_cpu_state[_mask]() argument to CPUStateAndreas Färber2013-07-092-2/+2
* target-mips: Change gen_intermediate_code_internal() argument to MIPSCPUAndreas Färber2013-07-091-4/+5
* cpu: Make first_cpu and next_cpu CPUStateAndreas Färber2013-07-091-13/+12Star
* cpu: Drop unnecessary dynamic casts in *_env_get_cpu()Andreas Färber2013-07-091-1/+1
* linux-user: Move cpu_clone_regs() and cpu_set_tls() into linux-userPeter Maydell2013-07-091-13/+0Star
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-04 09:19:52 +0100