summaryrefslogtreecommitdiffstats
path: root/target-mips
Commit message (Expand)AuthorAgeFilesLines
* Merge remote-tracking branch 'remotes/stefanha/tags/tracing-pull-request' int...Peter Maydell2016-06-201-0/+1
|\
| * exec: [tcg] Track which vCPU is performing translation and executionLluís Vilanova2016-06-201-0/+1
* | coccinelle: Remove unnecessary variables for function return valueEduardo Habkost2016-06-201-3/+1Star
|/
* os-posix: include sys/mman.hPaolo Bonzini2016-06-161-1/+0Star
* target-*: dfilter support for in_asmRichard Henderson2016-06-051-1/+2
* cpu: move exec-all.h inclusion out of cpu.hPaolo Bonzini2016-05-197-2/+6
* mips: move CP0 functions out of cpu.hPaolo Bonzini2016-05-192-109/+112
* qemu-common: push cpu.h inclusion out of qemu-common.hPaolo Bonzini2016-05-195-17/+23
* hw: move CPU state serialization to migration/cpu.hPaolo Bonzini2016-05-191-1/+1
* target-mips: make cpu-qom.h not target specificPaolo Bonzini2016-05-192-37/+38
* Fix some typos found by codespellStefan Weil2016-05-181-1/+1
* Merge remote-tracking branch 'remotes/lalrae/tags/mips-20160513' into stagingPeter Maydell2016-05-131-1/+1
|\
| * target-mips: fix call to memset in soft reset codeAurelien Jarno2016-05-121-1/+1
* | tcg: Allow goto_tb to any target PC in user modeSergey Fedorov2016-05-131-5/+15
* | tb: consistently use uint32_t for tb->flagsEmilio G. Cota2016-05-131-1/+1
|/
* target-mips: Fix RDHWR exception host PCJames Hogan2016-04-281-8/+8
* target-mips: add MAAR, MAARI registerYongbok Kim2016-03-306-3/+113
* target-mips: use CP0_CHECK for gen_m{f|t}hc0Yongbok Kim2016-03-301-25/+21Star
* target-mips: make ITC Configuration Tags accessible to the CPULeon Alrae2016-03-304-12/+100
* target-mips: check CP0 enabled for CACHE instruction also in R6Leon Alrae2016-03-301-0/+1
* hw/mips: implement ITC Configuration Tags and Storage CellsLeon Alrae2016-03-301-0/+1
* target-mips: enable CM GCR in MIPS64R6-generic CPULeon Alrae2016-03-301-1/+2
* hw/mips_malta: add CPS to Malta boardLeon Alrae2016-03-302-0/+11
* target-mips: add CMGCRBase registerYongbok Kim2016-03-302-1/+20
* Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell2016-03-241-0/+1
|\
| * include/qemu/osdep.h: Don't include qapi/error.hMarkus Armbruster2016-03-221-0/+1
* | target-mips: indicate presence of IEEE 754-2008 FPU in R6/R5+MSA CPUsLeon Alrae2016-03-233-9/+17
|/
* tcg: Add type for vCPU pointersLluís Vilanova2016-03-011-1/+1
* target-mips: implement R6 multi-threadingYongbok Kim2016-02-266-1/+147
* mips/kvm: Support MSA in MIPS KVM guestsJames Hogan2016-02-261-20/+109
* mips/kvm: Support FPU in MIPS KVM guestsJames Hogan2016-02-261-4/+117
* mips/kvm: Support signed 64-bit KVM registersJames Hogan2016-02-261-9/+31
* mips/kvm: Support unsigned KVM registersJames Hogan2016-02-261-0/+22
* mips/kvm: Implement Config CP0 registersJames Hogan2016-02-261-0/+106
* mips/kvm: Implement PRid CP0 registerJames Hogan2016-02-261-0/+11
* mips/kvm: Remove a couple of noisy DPRINTFsJames Hogan2016-02-261-2/+0Star
* all: Clean up includesPeter Maydell2016-02-231-1/+0Star
* target-mips: Stop using uint_fast*_t types in r4k_tlb_t structPeter Maydell2016-02-191-13/+13
* tcg: Change tcg_global_mem_new_* to take a TCGv_ptrRichard Henderson2016-02-091-12/+13
* log: do not unnecessarily include qom/cpu.hPaolo Bonzini2016-02-032-0/+2
* mips: Clean up includesPeter Maydell2016-01-2311-9/+11
* target-mips: Fix ALIGN instruction when bp=0Miodrag Dinic2016-01-231-1/+10
* target-mips: silence NaNs for cvt.s.d and cvt.d.sAurelien Jarno2016-01-231-0/+2
* target-mips/cpu.h: Fix spell errorDongxue Zhang2016-01-231-1/+1
* fpu: Replace int32 typedef with int32_tPeter Maydell2016-01-221-12/+12
* fpu: Replace uint64 typedef with uint64_tPeter Maydell2016-01-221-2/+2
* fpu: Replace int64 typedef with int64_tPeter Maydell2016-01-221-6/+6
* target-mips: flush QEMU TLB when disabling 64-bit addressingLeon Alrae2015-11-242-14/+17
* target-mips: Fix exceptions while UX=0James Hogan2015-11-241-0/+12
* target-mips: fix updating XContext on mmu exceptionYongbok Kim2015-10-301-3/+4