summaryrefslogtreecommitdiffstats
path: root/target/arm/cpu.c
Commit message (Expand)AuthorAgeFilesLines
* target/arm: Allow M-profile CPUs to disable the DSP extension via CPU propertyPeter Maydell2019-06-171-0/+29
* target/arm: Allow VFP and Neon to be disabled via a CPU propertyPeter Maydell2019-06-171-6/+144
* target/arm: Explicitly enable VFP short-vectors for aarch32 -cpu maxPeter Maydell2019-06-131-0/+4
* target/arm: Fix Cortex-R5F MVFR valuesPeter Maydell2019-06-131-0/+2
* Include qemu-common.h exactly where neededMarkus Armbruster2019-06-121-0/+1
* Include qemu/module.h where needed, drop it from qemu-common.hMarkus Armbruster2019-06-121-0/+1
* qemu-common: Move tcg_enabled() etc. to sysemu/tcg.hMarkus Armbruster2019-06-111-1/+1
* cpu: Introduce cpu_set_cpustate_pointersRichard Henderson2019-06-101-2/+1Star
* arm: Remove unnecessary includes of hw/arm/arm.hPeter Maydell2019-05-231-1/+0Star
* target/arm: Convert to CPUClass::tlb_fillRichard Henderson2019-05-101-20/+2Star
* target/arm: Enable FPU for Cortex-M4 and Cortex-M33Peter Maydell2019-04-291-0/+8
* target/arm: Overlap VECSTRIDE and XSCALE_CPAR TB flagsPeter Maydell2019-04-291-0/+7
* target/arm: Implement dummy versions of M-profile FP-related registersPeter Maydell2019-04-291-0/+5
* target: Simplify how the TARGET_cpu_list() printMarkus Armbruster2019-04-181-1/+0Star
* target/arm: Set SIMDMISC and FPMISC for 32-bit -cpu maxRichard Henderson2019-03-261-0/+5
* target/arm: cortex-a7 and cortex-a15 have pmusAndrew Jones2019-03-251-0/+3
* target/arm: Implement ARMv8.0-PredInvRichard Henderson2019-03-051-0/+1
* target/arm: Implement ARMv8.0-SBRichard Henderson2019-03-051-0/+1
* target/arm: Enable ARMv8.2-FHM for -cpu maxRichard Henderson2019-02-281-0/+1
* target/arm: Use MVFR1 feature bits to gate A32/T32 FP16 instructionsPeter Maydell2019-02-281-2/+0Star
* target/arm/cpu: Allow init-svtor property to be set after realizePeter Maydell2019-02-281-5/+24
* target/arm: Implement ARMv8.3-JSConvRichard Henderson2019-02-211-0/+1
* target/arm: Enable TBI for user-onlyRichard Henderson2019-02-051-0/+6
* target/arm: Always enable pac keys for user-onlyRichard Henderson2019-02-011-0/+3
* arm: Clarify the logic of set_pc()Julia Suvorova2019-02-011-1/+25
* target/arm: Add a timer to predict PMU counter overflowAaron Lindsay OS2019-02-011-0/+12
* target/arm: Don't clear supported PMU events when initializing PMCEID1Aaron Lindsay OS2019-01-291-2/+1Star
* target/arm: Add array for supported PMU events, generate PMCEID[01]_EL0Aaron Lindsay2019-01-211-7/+12
* target/arm: Filter cycle counter based on PMCCFILTR_EL0Aaron Lindsay2019-01-211-0/+3
* target/arm: Enable PAuth for user-onlyRichard Henderson2019-01-211-0/+3
* arm: replace instance_post_init()Marc-André Lureau2019-01-071-6/+24
* Merge remote-tracking branch 'remotes/pmaydell/tags/pull-misc-20181214' into ...Peter Maydell2018-12-161-9/+24
|\
| * target/arm: Create timers in realize, not initPeter Maydell2018-12-141-8/+9
| * target/arm: Free name string in ARMCPRegInfo hashtable entriesPeter Maydell2018-12-141-1/+15
* | target/arm: Implement the ARMv8.2-AA32HPD extensionRichard Henderson2018-12-131-0/+4
|/
* target/arm/cpu: Give Cortex-A15 and -A7 the EL2 featurePeter Maydell2018-11-131-0/+2
* target/arm: Correctly implement handling of HCR_EL2.{VI, VF}Peter Maydell2018-11-131-1/+47
* target/arm: Track the state of our irq lines from the GIC explicitlyPeter Maydell2018-11-131-0/+17
* target/arm: Conditionalize some asserts on aarch32 supportRichard Henderson2018-11-021-2/+13
* target/arm: Convert jazelle from feature bit to isar1 testRichard Henderson2018-10-241-3/+14
* target/arm: Convert division from feature bits to isar0 testsRichard Henderson2018-10-241-9/+1Star
* target/arm: Convert v8 extensions from feature bits to isar testsRichard Henderson2018-10-241-9/+18
* target/arm: V8M should not imply V7VERichard Henderson2018-10-241-1/+5
* target/arm: Move some system registers into a substructureRichard Henderson2018-10-241-89/+89
* target/arm: Fix cortex-a7 id_isar0Richard Henderson2018-10-161-1/+4
* target/arm: Align cortex-r5 id_isar0Richard Henderson2018-10-161-1/+1
* target/arm: Start AArch32 CPUs with EL2 but not EL3 in Hyp modePeter Maydell2018-09-251-2/+12
* target/arm: add "cortex-m0" CPU modelStefan Hajnoczi2018-08-161-0/+11
* target/arm: Add sve-max-vq cpu property to -cpu maxRichard Henderson2018-08-161-3/+3
* arm: Add ARMv6-M programmer's model supportJulia Suvorova2018-08-141-0/+4
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2025-01-21 04:47:43 +0100