summaryrefslogtreecommitdiffstats
path: root/target/arm/cpu64.c
Commit message (Expand)AuthorAgeFilesLines
* target/arm: Use uint32_t instead of bitmap for sve vq'sRichard Henderson2022-06-081-61/+56Star
* target/arm: Implement FEAT_DoubleFaultPeter Maydell2022-06-081-2/+2
* target/arm: Declare support for FEAT_RASv1p1Peter Maydell2022-06-081-0/+1
* target/arm: Enable FEAT_HCX for -cpu maxRichard Henderson2022-05-191-0/+1
* target/arm: Make number of counters in PMCR follow the CPUPeter Maydell2022-05-191-0/+11
* hw/intc/arm_gicv3: Use correct number of priority bits for the CPUPeter Maydell2022-05-191-0/+6
* target/arm: Implement FEAT_IDSTPeter Maydell2022-05-191-0/+1
* target/arm: Enable FEAT_S2FWB for -cpu maxPeter Maydell2022-05-191-0/+11
* target/arm: Define neoverse-n1Richard Henderson2022-05-091-0/+66
* target/arm: Define cortex-a76Richard Henderson2022-05-091-0/+66
* target/arm: Enable FEAT_DGH for -cpu maxRichard Henderson2022-05-091-0/+1
* target/arm: Enable FEAT_CSV3 for -cpu maxRichard Henderson2022-05-091-0/+1
* target/arm: Enable FEAT_CSV2_2 for -cpu maxRichard Henderson2022-05-091-1/+2
* target/arm: Enable FEAT_CSV2 for -cpu maxRichard Henderson2022-05-091-0/+1
* target/arm: Enable FEAT_IESB for -cpu maxRichard Henderson2022-05-091-0/+1
* target/arm: Enable FEAT_RAS for -cpu maxRichard Henderson2022-05-091-0/+1
* target/arm: Enable FEAT_Debugv8p4 for -cpu maxRichard Henderson2022-05-091-1/+1
* target/arm: Enable FEAT_Debugv8p2 for -cpu maxRichard Henderson2022-05-091-0/+1
* target/arm: Annotate arm_max_initfn with FEAT identifiersRichard Henderson2022-05-091-50/+50
* target/arm: Split out aa32_max_featuresRichard Henderson2022-05-091-48/+2Star
* target/arm: Move cortex impdef sysregs to cpu_tcg.cRichard Henderson2022-05-091-60/+4Star
* target/arm: Replace sentinels with ARRAY_SIZE in cpregs.hRichard Henderson2022-05-051-1/+0Star
* target/arm: Split out cpregs.hRichard Henderson2022-05-051-0/+1
* target/arm: Advertise support for FEAT_BBM level 2Peter Maydell2022-04-281-0/+1
* target/arm: Advertise support for FEAT_TTLPeter Maydell2022-04-281-0/+1
* target/arm: Provide cpu property for controling FEAT_LPA2Richard Henderson2022-03-071-0/+24
* target/arm: Advertise all page sizes for -cpu maxRichard Henderson2022-03-021-0/+4
* target/arm: Implement FEAT_LPARichard Henderson2022-03-021-1/+1
* target/arm: Implement FEAT_LVARichard Henderson2022-03-021-0/+1
* target/arm: Support PAuth extension for hvfPeter Maydell2022-02-211-4/+10
* target/arm: Fix '-cpu max' for HVFPeter Maydell2022-02-211-2/+3
* target/arm: Unindent unnecessary else-clausePeter Maydell2022-02-211-160/+163
* target/arm: Make KVM -cpu max exactly like -cpu hostPeter Maydell2022-02-211-6/+8
* target/arm: Use aarch64_cpu_register() for 'host' CPU typePeter Maydell2022-02-211-13/+4Star
* target/arm: Move '-cpu host' code to cpu64.cPeter Maydell2022-02-211-0/+30
* hw/arm/virt: KVM: Enable PAuth when supported by the hostMarc Zyngier2022-01-201-4/+27
* target-arm: Add support for Fujitsu A64FXShuuichirou Ishii2021-09-011-0/+48
* target/arm/cpu64: Validate sve vector lengths are supportedAndrew Jones2021-08-261-56/+45Star
* target/arm/cpu64: Replace kvm_supported with sve_vq_supportedAndrew Jones2021-08-261-8/+11
* target/arm/cpu: Introduce sve_vq_supported bitmapAndrew Jones2021-08-261-0/+2
* target/arm: Add sve-default-vector-length cpu propertyRichard Henderson2021-07-271-0/+60
* target/arm: Implement MTE3Peter Collingbourne2021-06-241-1/+1
* target/arm: Enable BFloat16 extensionsRichard Henderson2021-06-031-0/+3
* target/arm: Enable SVE2 and related extensionsRichard Henderson2021-05-251-0/+13
* target/arm: set ID_AA64ISAR0.TLB to 2 for max AARCH64 CPU typeRebecca Cran2021-05-251-0/+1
* Revert "target/arm: Make number of counters in PMCR follow the CPU"Peter Maydell2021-04-061-3/+0Star
* target/arm: Make number of counters in PMCR follow the CPUPeter Maydell2021-03-301-0/+3
* target/arm: Enable FEAT_SSBS for "max" AARCH64 CPURebecca Cran2021-03-051-0/+5
* target/arm: Set ID_AA64PFR0.DIT and ID_PFR0.DIT to 1 for "max" AA64 CPURebecca Cran2021-02-111-0/+5
* cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClassClaudio Fontana2021-02-051-4/+3Star
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2025-01-30 04:54:20 +0100