summaryrefslogtreecommitdiffstats
path: root/target/arm/translate-a64.c
Commit message (Expand)AuthorAgeFilesLines
* target/arm: Disable clean_data_tbi for system modeRichard Henderson2020-03-121-0/+11
* target/arm: Clean address for DC ZVARichard Henderson2020-03-051-1/+1
* target/arm: Introduce core_to_aa64_mmu_idxRichard Henderson2020-03-051-1/+1
* target/arm: Implement v8.4-RCPCPeter Maydell2020-02-281-0/+90
* target/arm: Implement v8.3-RCPCPeter Maydell2020-02-281-0/+24
* target/arm: Convert PMULL.8 to gvecRichard Henderson2020-02-211-9/+18
* target/arm: Convert PMULL.64 to gvecRichard Henderson2020-02-211-25/+3Star
* target/arm: Convert PMUL.8 to gvecRichard Henderson2020-02-211-7/+3Star
* target/arm: Vectorize USHL and SSHLRichard Henderson2020-02-211-12/+6Star
* target/arm: Flush high bits of sve register after AdvSIMD INSRichard Henderson2020-02-211-0/+6
* target/arm: Flush high bits of sve register after AdvSIMD ZIP/UZP/TRNRichard Henderson2020-02-211-0/+1
* target/arm: Flush high bits of sve register after AdvSIMD TBL/TBXRichard Henderson2020-02-211-0/+1
* target/arm: Flush high bits of sve register after AdvSIMD EXTRichard Henderson2020-02-211-0/+1
* target/arm: Update MSR access to UAORichard Henderson2020-02-131-0/+14
* target/arm: Update MSR access for PANRichard Henderson2020-02-131-0/+14
* target/arm: Add mmu_idx for EL1 and EL2 w/ PAN enabledRichard Henderson2020-02-131-0/+3
* target/arm: Update get_a64_user_mem_index for VHERichard Henderson2020-02-071-16/+28
* target/arm: Add regime_has_2_rangesRichard Henderson2020-02-071-2/+1Star
* target/arm: Rename ARMMMUIdx_S1SE[01] to ARMMMUIdx_SE10_[01]Richard Henderson2020-02-071-2/+2
* target/arm: Rename ARMMMUIdx_S2NS to ARMMMUIdx_Stage2Richard Henderson2020-02-071-1/+1
* target/arm: Rename ARMMMUIdx*_S12NSE* to ARMMMUIdx*_E10_*Richard Henderson2020-02-071-2/+2
* target/arm: fix TCG leak for fcvt half->doubleAlex Bennée2020-01-311-2/+2
* tcg: Search includes from the project root source directoryPhilippe Mathieu-Daudé2020-01-161-2/+2
* Merge remote-tracking branch 'remotes/vivier2/tags/trivial-branch-pull-reques...Peter Maydell2020-01-131-0/+2
|\
| * arm/translate-a64: fix uninitialized variable warningPan Nengyuan2020-01-081-0/+2
* | target/arm: only update pc after semihosting completesAlex Bennée2020-01-091-1/+1
|/
* target/arm: Rebuild hflags at MSR writesRichard Henderson2019-10-241-2/+11
* Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20190903' into stagingPeter Maydell2019-09-041-24/+24
|\
| * tcg: TCGMemOp is now accelerator independent MemOpTony Nguyen2019-09-031-24/+24
* | target/arm: Allow ARMCPRegInfo read/write functions to throw exceptionsPeter Maydell2019-09-031-0/+6
* | Revert "target/arm: Use unallocated_encoding for aarch32"Richard Henderson2019-09-031-0/+7
|/
* icount: remove unnecessary gen_io_end callsPavel Dovgalyuk2019-08-201-4/+0Star
* target/arm: Use unallocated_encoding for aarch32Richard Henderson2019-08-161-7/+0Star
* target/arm: Remove offset argument to gen_exception_bkpt_insnRichard Henderson2019-08-161-4/+3Star
* target/arm: Replace offset with pc in gen_exception_internal_insnRichard Henderson2019-08-161-4/+4
* target/arm: Replace offset with pc in gen_exception_insnRichard Henderson2019-08-161-11/+14
* target/arm: Replace s->pc with s->base.pc_nextRichard Henderson2019-08-161-28/+23Star
* target/arm: Introduce pc_currRichard Henderson2019-08-161-10/+11
* target/arm: Fix routing of singlestep exceptionsPeter Maydell2019-08-161-1/+1
* target/arm: Factor out 'generate singlestep exception' functionPeter Maydell2019-08-161-17/+2Star
* target/arm: Move CPU state dumping routines to cpu.cPhilippe Mathieu-Daudé2019-07-011-128/+0Star
* target/arm: Move vfp_expand_imm() to translate.[ch]Peter Maydell2019-06-171-32/+0Star
* target/arm: Use tcg_gen_gvec_bitselRichard Henderson2019-06-131-3/+12
* target/arm: Use env_cpu, env_archcpuRichard Henderson2019-06-101-1/+1
* tcg: Create struct CPUTLBRichard Henderson2019-06-101-1/+1
* semihosting: move semihosting configuration into its own directoryAlex Bennée2019-05-281-1/+1
* target/arm: Simplify BFXIL expansionRichard Henderson2019-05-231-3/+3
* target/arm: Use extract2 for EXTRRichard Henderson2019-05-231-16/+18
* target/arm: Use tcg_gen_abs_i64 and tcg_gen_gvec_absRichard Henderson2019-05-141-36/+5Star
* qom/cpu: Simplify how CPUClass:cpu_dump_state() printsMarkus Armbruster2019-04-181-41/+41