summaryrefslogtreecommitdiffstats
path: root/target/loongarch/insns.decode
Commit message (Expand)AuthorAgeFilesLines
* target/loongarch: Add timer related instructions support.Xiaojuan Yang2022-06-061-0/+3
* target/loongarch: Add other core instructions supportXiaojuan Yang2022-06-061-0/+11
* target/loongarch: Add TLB instruction supportXiaojuan Yang2022-06-061-0/+11
* target/loongarch: Add LoongArch IOCSR instructionXiaojuan Yang2022-06-061-0/+9
* target/loongarch: Add LoongArch CSR instructionXiaojuan Yang2022-06-061-0/+13
* target/loongarch: Add branch instruction translationSong Gao2022-06-061-0/+28
* target/loongarch: Add floating point load/store instruction translationSong Gao2022-06-061-0/+24
* target/loongarch: Add floating point move instruction translationSong Gao2022-06-061-0/+37
* target/loongarch: Add floating point conversion instruction translationSong Gao2022-06-061-0/+32
* target/loongarch: Add floating point comparison instruction translationSong Gao2022-06-061-0/+8
* target/loongarch: Add floating point arithmetic instruction translationSong Gao2022-06-061-0/+52
* target/loongarch: Add fixed point extra instruction translationSong Gao2022-06-061-0/+19
* target/loongarch: Add fixed point atomic instruction translationSong Gao2022-06-061-0/+44
* target/loongarch: Add fixed point load/store instruction translationSong Gao2022-06-061-0/+55
* target/loongarch: Add fixed point bit instruction translationSong Gao2022-06-061-0/+39
* target/loongarch: Add fixed point shift instruction translationSong Gao2022-06-061-0/+22
* target/loongarch: Add fixed point arithmetic instruction translationSong Gao2022-06-061-0/+79