index
:
bwlp/qemu.git
block_qcow2_cluster_info
master
spice_video_codecs
Experimental fork of QEMU with video encoding patches
OpenSLX
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
target
/
mips
/
translate.h
Commit message (
Expand
)
Author
Age
Files
Lines
*
target/mips: Move translate.h to tcg/ sub directory
Philippe Mathieu-Daudé
2021-06-24
1
-200
/
+0
*
target/mips: Make check_cp0_enabled() return a boolean
Philippe Mathieu-Daudé
2021-05-02
1
-1
/
+6
*
target/mips/translate: Make gen_rdhwr() public
Philippe Mathieu-Daudé
2021-03-13
1
-0
/
+2
*
target/mips/tx79: Move MFHI1 / MFLO1 opcodes to decodetree
Philippe Mathieu-Daudé
2021-03-13
1
-0
/
+4
*
target/mips: Introduce mxu_translate_init() helper
Philippe Mathieu-Daudé
2021-03-13
1
-0
/
+1
*
target/mips: Simplify decode_opc_mxu() ifdef'ry
Philippe Mathieu-Daudé
2021-03-13
1
-0
/
+3
*
target/mips: Introduce gen_load_gpr_hi() / gen_store_gpr_hi() helpers
Philippe Mathieu-Daudé
2021-02-21
1
-0
/
+4
*
target/mips: Promote 128-bit multimedia registers as global ones
Philippe Mathieu-Daudé
2021-02-21
1
-0
/
+3
*
target/mips: Make cpu_HI/LO registers public
Philippe Mathieu-Daudé
2021-02-21
1
-0
/
+1
*
target/mips: Introduce decodetree helpers for Release6 LSA/DLSA opcodes
Philippe Mathieu-Daudé
2021-01-14
1
-0
/
+1
*
target/mips: Extract LSA/DLSA translation generators
Philippe Mathieu-Daudé
2021-01-14
1
-0
/
+5
*
target/mips: Use decode_ase_msa() generated from decodetree
Philippe Mathieu-Daudé
2021-01-14
1
-12
/
+0
*
target/mips: Introduce decode tree bindings for MSA ASE
Philippe Mathieu-Daudé
2021-01-14
1
-0
/
+3
*
target/mips: Declare gen_msa/_branch() in 'translate.h'
Philippe Mathieu-Daudé
2021-01-14
1
-0
/
+2
*
target/mips: Extract msa_translate_init() from mips_tcg_init()
Philippe Mathieu-Daudé
2021-01-14
1
-0
/
+3
*
target/mips/translate: Expose check_mips_64() to 32-bit mode
Philippe Mathieu-Daudé
2021-01-14
1
-2
/
+0
*
target/mips: Extract FPU specific definitions to translate.h
Philippe Mathieu-Daudé
2021-01-14
1
-0
/
+71
*
target/mips: Declare generic FPU / Coprocessor functions in translate.h
Philippe Mathieu-Daudé
2021-01-14
1
-0
/
+12
*
target/mips: Replace gen_exception_end(EXCP_RI) by gen_rsvd_instruction
Philippe Mathieu-Daudé
2021-01-14
1
-0
/
+1
*
target/mips/translate: Add declarations for generic code
Philippe Mathieu-Daudé
2021-01-14
1
-0
/
+43
*
target/mips/translate: Extract DisasContext structure
Philippe Mathieu-Daudé
2021-01-14
1
-0
/
+50