index
:
bwlp/qemu.git
block_qcow2_cluster_info
master
spice_video_codecs
Experimental fork of QEMU with video encoding patches
OpenSLX
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
target
/
openrisc
/
cpu.h
Commit message (
Expand
)
Author
Age
Files
Lines
*
target/openrisc: Support non-busy idle state using PMR SPR
Stafford Horne
2017-05-04
1
-0
/
+10
*
target/openrisc: Remove duplicate features property
Stafford Horne
2017-05-04
1
-14
/
+2
*
target/openrisc: implement shadow registers
Stafford Horne
2017-05-04
1
-2
/
+13
*
target/openrisc: Implement EVBAR register
Tim 'mithro' Ansell
2017-04-21
1
-0
/
+7
*
target/openrisc: Optimize for r0 being zero
Richard Henderson
2017-02-13
1
-1
/
+4
*
target/openrisc: Tidy handling of delayed branches
Richard Henderson
2017-02-13
1
-7
/
+5
*
target/openrisc: Tidy ppc/npc implementation
Richard Henderson
2017-02-13
1
-1
/
+1
*
target/openrisc: Fix madd
Richard Henderson
2017-02-13
1
-3
/
+0
*
target/openrisc: Represent MACHI:MACLO as a single unit
Richard Henderson
2017-02-13
1
-2
/
+1
*
target/openrisc: Keep SR_CY and SR_OV in a separate variables
Richard Henderson
2017-02-13
1
-3
/
+10
*
target/openrisc: Keep SR_F in a separate variable
Richard Henderson
2017-02-13
1
-2
/
+13
*
target/openrisc: Put SR[OVE] in TB flags
Richard Henderson
2017-02-13
1
-2
/
+2
*
target/openrisc: Implement lwa, swa
Richard Henderson
2017-02-13
1
-0
/
+3
*
target/openrisc: Rename the cpu from or32 to or1k
Richard Henderson
2017-02-13
1
-1
/
+1
*
qom/cpu: move tlb_flush to cpu_common_reset
Alex Bennée
2017-01-13
1
-0
/
+3
*
Move target-* CPU file into a target/ folder
Thomas Huth
2016-12-20
1
-0
/
+411