index
:
bwlp/qemu.git
block_qcow2_cluster_info
master
spice_video_codecs
Experimental fork of QEMU with video encoding patches
OpenSLX
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
target
/
openrisc
/
cpu.h
Commit message (
Expand
)
Author
Age
Files
Lines
*
target/openrisc: Move pic_cpu code into CPU object proper
Peter Maydell
2020-12-15
1
-1
/
+0
*
qom: Remove module_obj_name parameter from OBJECT_DECLARE* macros
Eduardo Habkost
2020-09-18
1
-1
/
+1
*
Use OBJECT_DECLARE_TYPE where possible
Eduardo Habkost
2020-09-09
1
-4
/
+2
*
Use DECLARE_*CHECKER* macros
Eduardo Habkost
2020-09-09
1
-6
/
+2
*
Move QOM typedefs and add missing includes
Eduardo Habkost
2020-09-09
1
-4
/
+7
*
Merge remote-tracking branch 'remotes/ehabkost/tags/x86-and-machine-pull-requ...
Peter Maydell
2020-03-19
1
-1
/
+1
|
\
|
*
cpu: Use DeviceClass reset instead of a special CPUClass reset
Peter Maydell
2020-03-18
1
-1
/
+1
*
|
gdbstub: extend GByteArray to read register helpers
Alex Bennée
2020-03-17
1
-1
/
+1
|
/
*
target/openrisc: Implement move to/from FPCSR
Richard Henderson
2019-09-04
1
-0
/
+2
*
target/openrisc: Add VR2 and AVR special processor registers
Richard Henderson
2019-09-04
1
-4
/
+7
*
target/openrisc: Move VR, UPR, DMMCFGR, IMMCFGR to cpu init
Richard Henderson
2019-09-04
1
-4
/
+4
*
target/openrisc: Make VR and PPC read-only
Richard Henderson
2019-09-04
1
-3
/
+0
*
hw/core: Move cpu.c, cpu.h from qom/ to hw/core/
Markus Armbruster
2019-08-21
1
-1
/
+1
*
migration: Move the VMStateDescription typedef to typedefs.h
Markus Armbruster
2019-08-16
1
-1
/
+1
*
Include qemu-common.h exactly where needed
Markus Armbruster
2019-06-12
1
-1
/
+0
*
cpu: Remove CPU_COMMON
Richard Henderson
2019-06-10
1
-2
/
+0
*
cpu: Introduce CPUNegativeOffsetState
Richard Henderson
2019-06-10
1
-1
/
+1
*
cpu: Move ENV_OFFSET to exec/gen-icount.h
Richard Henderson
2019-06-10
1
-1
/
+0
*
target/openrisc: Use env_cpu, env_archcpu
Richard Henderson
2019-06-10
1
-5
/
+0
*
cpu: Replace ENV_GET_CPU with env_cpu
Richard Henderson
2019-06-10
1
-2
/
+0
*
cpu: Define ArchCPU
Richard Henderson
2019-06-10
1
-0
/
+1
*
cpu: Define CPUArchState with typedef
Richard Henderson
2019-06-10
1
-2
/
+2
*
tcg: Split out target/arch/cpu-param.h
Richard Henderson
2019-06-10
1
-11
/
+3
*
target/openrisc: Convert to CPUClass::tlb_fill
Richard Henderson
2019-05-10
1
-2
/
+3
*
target/openrisc: Fix LGPL information in the file headers
Thomas Huth
2019-05-08
1
-1
/
+1
*
qom/cpu: Simplify how CPUClass:cpu_dump_state() prints
Markus Armbruster
2019-04-18
1
-2
/
+1
*
target: Simplify how the TARGET_cpu_list() print
Markus Armbruster
2019-04-18
1
-1
/
+1
*
target/openrisc: Reorg tlb lookup
Richard Henderson
2018-07-03
1
-8
/
+0
*
target/openrisc: Increase the TLB size
Richard Henderson
2018-07-02
1
-1
/
+1
*
target/openrisc: Use identical sizes for ITLB and DTLB
Richard Henderson
2018-07-02
1
-6
/
+4
*
target/openrisc: Fix cpu_mmu_index
Richard Henderson
2018-07-02
1
-8
/
+15
*
target/openrisc: Reduce tlb to a single dimension
Richard Henderson
2018-07-02
1
-4
/
+2
*
target/openrisc: Remove indirect function calls for mmu
Richard Henderson
2018-07-02
1
-11
/
+0
*
target/openrisc: Merge tlb allocation into CPUOpenRISCState
Richard Henderson
2018-07-02
1
-2
/
+4
*
target/openrisc: Add print_insn_or1k
Richard Henderson
2018-07-02
1
-0
/
+1
*
cpu: get rid of unused cpu_init() defines
Igor Mammedov
2018-03-19
1
-2
/
+0
*
cpu: add CPU_RESOLVING_TYPE macro
Igor Mammedov
2018-03-19
1
-0
/
+1
*
target/*/cpu.h: remove softfloat.h
Alex Bennée
2018-02-21
1
-1
/
+0
*
accel/tcg: add size paremeter in tlb_fill()
Laurent Vivier
2018-01-25
1
-1
/
+1
*
openrisc: cleanup cpu type name composition
Igor Mammedov
2017-10-27
1
-0
/
+3
*
openrisc/cputimer: Perparation for Multicore
Stafford Horne
2017-10-20
1
-1
/
+3
*
openrisc: replace cpu_openrisc_init() with cpu_generic_init()
Igor Mammedov
2017-09-01
1
-3
/
+1
*
target/openrisc: Support non-busy idle state using PMR SPR
Stafford Horne
2017-05-04
1
-0
/
+10
*
target/openrisc: Remove duplicate features property
Stafford Horne
2017-05-04
1
-14
/
+2
*
target/openrisc: implement shadow registers
Stafford Horne
2017-05-04
1
-2
/
+13
*
target/openrisc: Implement EVBAR register
Tim 'mithro' Ansell
2017-04-21
1
-0
/
+7
*
target/openrisc: Optimize for r0 being zero
Richard Henderson
2017-02-13
1
-1
/
+4
*
target/openrisc: Tidy handling of delayed branches
Richard Henderson
2017-02-13
1
-7
/
+5
*
target/openrisc: Tidy ppc/npc implementation
Richard Henderson
2017-02-13
1
-1
/
+1
*
target/openrisc: Fix madd
Richard Henderson
2017-02-13
1
-3
/
+0
[next]