summaryrefslogtreecommitdiffstats
path: root/target/ppc/cpu.h
Commit message (Expand)AuthorAgeFilesLines
* target/ppc: trigger PERFM EBBs from power8-pmu.cDaniel Henrique Barboza2022-03-021-0/+5
* target/ppc: add PPC_INTERRUPT_EBB and EBB exceptionsDaniel Henrique Barboza2022-03-021-1/+4
* target/ppc: cpu_init: Move check_pow and QOM macros to a headerFabiano Rosas2022-02-181-0/+39
* target/ppc: Introduce a vhyp framework for nested HV supportNicholas Piggin2022-02-181-0/+7
* target/ppc: make vhyp get_pate method take lpid and return successNicholas Piggin2022-02-181-1/+2
* target/ppc: Remove PowerPC 601 CPUsCédric Le Goater2022-02-091-33/+6Star
* target/ppc: Remove support for the PowerPC 602 CPUCédric Le Goater2022-01-281-7/+1Star
* target/ppc: 405: Rename MSR_POW to MSR_WEFabiano Rosas2022-01-281-0/+1
* target/ppc: Finish removal of 401/403 CPUsCédric Le Goater2022-01-181-1/+0Star
* target/ppc: Add MSR_ILE support to ppc_interrupts_little_endianFabiano Rosas2022-01-121-1/+3
* target/ppc: Add HV support to ppc_interrupts_little_endianFabiano Rosas2022-01-121-8/+15
* target/ppc: Cache per-pmc insn and cycle count settingsRichard Henderson2022-01-041-0/+3
* ppc/ppc405: Restore TCR and STR write handlersCédric Le Goater2022-01-041-0/+2
* PPC64/TCG: Implement 'rfebb' instructionDaniel Henrique Barboza2021-12-171-0/+13
* target/ppc/power8-pmu.c: add PM_RUN_INST_CMPL (0xFA) eventDaniel Henrique Barboza2021-12-171-0/+4
* target/ppc: enable PMU instruction countDaniel Henrique Barboza2021-12-171-0/+1
* target/ppc: enable PMU counter overflow with cycle eventsDaniel Henrique Barboza2021-12-171-0/+2
* target/ppc: PMU basic cycle count for pseries TCGDaniel Henrique Barboza2021-12-171-0/+20
* target/ppc: introduce PMUEventType and PMU overflow timersDaniel Henrique Barboza2021-12-171-0/+15
* target/ppc: Remove the software TLB model of 7450 CPUsFabiano Rosas2021-12-171-3/+1Star
* target/ppc: ppc_store_fpscr doesn't update bits 0 to 28 and 52Lucas Mateus Castro (alqotel)2021-12-171-0/+4
* target/ppc: Implement ppc_cpu_record_sigsegvRichard Henderson2021-11-021-3/+0Star
* target/ppc: add user read/write functions for MMCR2Daniel Henrique Barboza2021-10-211-0/+9
* target/ppc: add user read/write functions for MMCR0Gustavo Romero2021-10-211-0/+7
* target/ppc: add MMCR0 PMCC bits to hflagsDaniel Henrique Barboza2021-10-211-0/+6
* target/ppc: Filter mtmsr[d] input before setting MSRMatheus Ferst2021-10-211-0/+1
* linux-user: Fix XER access in ppc version of elf_core_copy_regsMatheus Ferst2021-10-211-1/+1
* target/ppc: add LPCR[HR] to DisasContext and hflagsMatheus Ferst2021-09-301-0/+1
* include/exec: Move cpu_signal_handler declarationRichard Henderson2021-09-221-7/+0Star
* target/ppc: Restrict cpu_exec_interrupt() handler to sysemuPhilippe Mathieu-Daudé2021-09-141-2/+2
* target/ppc: divided mmu_helper.c in 2 filesLucas Mateus Castro (alqotel)2021-08-271-0/+9
* target/ppc: Introduce ppc_interrupts_little_endian()Greg Kurz2021-07-091-0/+15
* target/ppc: Add infrastructure for prefixed insnsRichard Henderson2021-06-031-0/+1
* target/ppc: overhauled and moved logic of storing fpscrBruno Larsen (billionai)2021-06-031-6/+6
* target/ppc: remove ppc_cpu_dump_statisticsBruno Larsen (billionai)2021-06-031-1/+0Star
* target/ppc: fold ppc_store_ptcr into it's only callerBruno Larsen (billionai)2021-06-031-1/+0Star
* target/ppc: Replace POWERPC_EXCP_BRANCH with DISAS_NORETURNRichard Henderson2021-05-191-2/+0Star
* target/ppc: Replace POWERPC_EXCP_STOP with DISAS_EXIT_UPDATERichard Henderson2021-05-191-1/+0Star
* target/ppc: Replace POWERPC_EXCP_SYNC with DISAS_EXITRichard Henderson2021-05-191-1/+0Star
* target/ppc: created ppc_{store,get}_vscr for generic vscr usageBruno Larsen (billionai)2021-05-191-0/+2
* hw/ppc: moved has_spr to cpu.hLucas Mateus Castro (alqotel)2021-05-191-0/+6
* target/ppc: moved ppc_store_lpcr to misc_helper.cLucas Mateus Castro (alqotel)2021-05-191-0/+1
* target/ppc: Reduce the size of ppc_spr_tRichard Henderson2021-05-041-4/+8
* target/ppc: Add POWER10 exception modelNicholas Piggin2021-05-041-2/+3
* target/ppc: rework AIL logic in interrupt deliveryNicholas Piggin2021-05-041-8/+0Star
* ppc: Rename current DAWR macros and variablesRavi Bangoria2021-05-041-2/+2
* target/ppc: Validate hflags with CONFIG_DEBUG_TCGRichard Henderson2021-05-041-0/+5
* target/ppc: Remove env->immu_idx and env->dmmu_idxRichard Henderson2021-05-041-4/+8
* target/ppc: Remove MSR_SA and MSR_AP from hflagsRichard Henderson2021-05-041-3/+1Star
* target/ppc: Put LPCR[GTSE] in hflagsRichard Henderson2021-05-041-0/+1
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-12 08:52:44 +0100