index
:
bwlp/qemu.git
block_qcow2_cluster_info
master
spice_video_codecs
Experimental fork of QEMU with video encoding patches
OpenSLX
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
target
/
ppc
/
translate
Commit message (
Expand
)
Author
Age
Files
Lines
*
target-ppc: Add xscvqpudz and xscvqpuwz instructions
Bharata B Rao
2017-02-22
2
-0
/
+4
*
target-ppc: Implement round to odd variants of quad FP instructions
Bharata B Rao
2017-02-22
1
-1
/
+1
*
target-ppc: Add xsmaxjdp and xsminjdp instructions
Bharata B Rao
2017-02-22
2
-0
/
+4
*
target-ppc: Add xsmaxcdp and xsmincdp instructions
Bharata B Rao
2017-02-22
2
-0
/
+4
*
ppc: implement xssubqp instruction
Jose Ricardo Ziviani
2017-02-22
2
-0
/
+2
*
ppc: implement xssqrtqp instruction
Jose Ricardo Ziviani
2017-02-22
2
-0
/
+2
*
ppc: implement xsrqpxp instruction
Jose Ricardo Ziviani
2017-02-22
2
-0
/
+2
*
ppc: implement xsrqpi[x] instruction
Jose Ricardo Ziviani
2017-02-22
2
-0
/
+14
*
target-ppc: Add xststdc[sp, dp, qp] instructions
Nikunj A Dadhania
2017-02-01
2
-0
/
+7
*
target-ppc: Add xvtstdc[sp,dp] instructions
Nikunj A Dadhania
2017-02-01
2
-0
/
+10
*
target-ppc: Add xvcv[hpsp, sphp] instructions
Nikunj A Dadhania
2017-01-31
2
-0
/
+4
*
target-ppc: Add xsmulqp instruction
Bharata B Rao
2017-01-31
2
-0
/
+2
*
target-ppc: Add xsdivqp instruction
Bharata B Rao
2017-01-31
2
-0
/
+2
*
target-ppc: Add xscvsdqp and xscvudqp instructions
Bharata B Rao
2017-01-31
2
-0
/
+4
*
ppc: Implement bcdutrunc. instruction
Jose Ricardo Ziviani
2017-01-31
2
-1
/
+5
*
ppc: Implement bcdtrunc. instruction
Jose Ricardo Ziviani
2017-01-31
2
-2
/
+7
*
target-ppc: Add xscvqps[d,w]z instructions
Bharata B Rao
2017-01-31
2
-0
/
+4
*
target-ppc: Add xvxsigdp instruction
Nikunj A Dadhania
2017-01-31
2
-0
/
+41
*
target-ppc: Add xvxsigsp instruction
Nikunj A Dadhania
2017-01-31
2
-0
/
+3
*
target-ppc: Add xvxexpdp instruction
Nikunj A Dadhania
2017-01-31
2
-0
/
+18
*
target-ppc: Add xvxexpsp instruction
Nikunj A Dadhania
2017-01-31
2
-0
/
+18
*
target-ppc: Add xviexpdp instruction
Nikunj A Dadhania
2017-01-31
2
-0
/
+27
*
target-ppc: Add xviexpsp instruction
Nikunj A Dadhania
2017-01-31
2
-0
/
+28
*
target-ppc: Add xsiexpqp instruction
Nikunj A Dadhania
2017-01-31
2
-0
/
+23
*
target-ppc: Add xsiexpdp instruction
Nikunj A Dadhania
2017-01-31
2
-0
/
+21
*
ppc: Implement bcdsr. instruction
Jose Ricardo Ziviani
2017-01-31
2
-0
/
+3
*
ppc: Implement bcdus. instruction
Jose Ricardo Ziviani
2017-01-31
2
-1
/
+4
*
ppc: Implement bcds. instruction
Jose Ricardo Ziviani
2017-01-31
2
-1
/
+5
*
target-ppc: Add xscvqpdp instruction
Bharata B Rao
2017-01-31
2
-0
/
+2
*
target-ppc: Add xscvdpqp instruction
Bharata B Rao
2017-01-31
2
-0
/
+2
*
target-ppc: Add xsaddqp instructions
Bharata B Rao
2017-01-31
2
-0
/
+2
*
target-ppc: Add xsxsigqp instructions
Nikunj A Dadhania
2017-01-31
2
-0
/
+30
*
target-ppc: Add xsxsigdp instruction
Nikunj A Dadhania
2017-01-31
2
-0
/
+30
*
target-ppc: Add xsxexpqp instruction
Nikunj A Dadhania
2017-01-31
2
-0
/
+16
*
target-ppc: Add xsxexpdp instruction
Nikunj A Dadhania
2017-01-31
2
-0
/
+17
*
target-ppc: Add xscvdphp, xscvhpdp
Bharata B Rao
2017-01-31
2
-0
/
+4
*
target-ppc: Rename helper_compute_fprf to helper_compute_fprf_float64
Bharata B Rao
2017-01-31
1
-10
/
+10
*
target-ppc: Add xxinsertw instruction
Nikunj A Dadhania
2017-01-31
2
-2
/
+4
*
target-ppc: Add xxextractuw instruction
Nikunj A Dadhania
2017-01-31
2
-0
/
+35
*
target-ppc: implement stxvll instructions
Nikunj A Dadhania
2017-01-31
2
-0
/
+2
*
target-ppc: implement stxvl instruction
Nikunj A Dadhania
2017-01-31
2
-0
/
+4
*
target-ppc: implement lxvll instruction
Nikunj A Dadhania
2017-01-31
2
-0
/
+2
*
target-ppc: implement lxvl instruction
Nikunj A Dadhania
2017-01-31
2
-0
/
+32
*
target-ppc: Add xxperm and xxpermr instructions
Bharata B Rao
2017-01-31
2
-0
/
+4
*
target-ppc: implement xscpsgnqp instruction
Nikunj A Dadhania
2017-01-31
2
-1
/
+12
*
target-ppc: implement xsnegqp instruction
Nikunj A Dadhania
2017-01-31
2
-0
/
+5
*
target-ppc: implement xsabsqp/xsnabsqp instruction
David Gibson
2017-01-31
2
-0
/
+40
*
target-ppc: add vextu[bhw][lr]x instructions
Avinesh Kumar
2017-01-31
2
-2
/
+29
*
target-ppc: Implement bcdsetsgn. instruction
Jose Ricardo Ziviani
2017-01-31
1
-0
/
+8
*
target-ppc: Implement bcdcpsgn. instruction
Jose Ricardo Ziviani
2017-01-31
2
-1
/
+4
[next]