summaryrefslogtreecommitdiffstats
path: root/target/ppc
Commit message (Expand)AuthorAgeFilesLines
* target/ppc: implement lxvr[bhwd]/stxvr[bhwd]xLucas Coutinho2022-03-022-0/+43
* target/ppc: implement plxssp/pstxsspLeandro Lupori2022-03-024-68/+62Star
* target/ppc: implement plxsd/pstxsdLeandro Lupori2022-03-024-14/+67
* target/ppc: Implement xvcvbf16spn and xvcvspbf16 instructionsVíctor Colombo2022-03-024-4/+57
* target/ppc: Implement xs{max,min}cqpVíctor Colombo2022-03-024-0/+9
* target/ppc: Refactor VSX_MAX_MINC helperVíctor Colombo2022-03-021-24/+17Star
* target/ppc: Move xs{max, min}[cj]dp to use do_helper_XX3Víctor Colombo2022-03-023-34/+12Star
* target/ppc: Move xscmp{eq,ge,gt}dp to decodetreeVíctor Colombo2022-03-025-12/+34
* target/ppc: Implement xscmp{eq,ge,gt}qpVíctor Colombo2022-03-024-0/+40
* target/ppc: Refactor VSX_SCALAR_CMP_DPVíctor Colombo2022-03-021-35/+29Star
* target/ppc: Remove xscmpnedp instructionVíctor Colombo2022-03-024-4/+0Star
* target/ppc: Implement xvtlsbb instructionVíctor Colombo2022-03-022-0/+47
* target/ppc: implement xs[n]maddqp[o]/xs[n]msubqp[o]Matheus Ferst2022-03-024-0/+80
* target/ppc: move xs[n]madd[am][ds]p/xs[n]msub[am][ds]p to decodetreeMatheus Ferst2022-03-025-43/+90
* target/ppc: Implement xxgenpcv[bhwd]m instructionMatheus Ferst2022-03-024-0/+160
* target/ppc: Implement xxevalMatheus Ferst2022-03-024-0/+271
* target/ppc: Implement xxpermx instructionMatheus Ferst2022-03-024-0/+51
* target/ppc: Move xxpermdi to decodetreeMatheus Ferst2022-03-023-41/+36Star
* target/ppc: move xxperm/xxpermr to decodetreeMatheus Ferst2022-03-025-27/+45
* target/ppc: Move xxsel to decodetreeMatheus Ferst2022-03-024-67/+26Star
* target/ppc: Move vsel and vperm/vpermr to decodetreeMatheus Ferst2022-03-025-32/+62
* target/ppc: implement vrlqmiMatheus Ferst2022-03-022-4/+18
* target/ppc: implement vrlqnmMatheus Ferst2022-03-022-5/+77
* target/ppc: implement vrlqMatheus Ferst2022-03-022-0/+49
* target/ppc: move vrl[bhwd]nm/vrl[bhwd]mi to decodetreeMatheus Ferst2022-03-025-41/+184
* target/ppc: move vrl[bhwd] to decodetreeMatheus Ferst2022-03-023-12/+12
* target/ppc: implement vsraqMatheus Ferst2022-03-022-6/+18
* target/ppc: implement vsrqMatheus Ferst2022-03-022-10/+31
* target/ppc: implement vslqMatheus Ferst2022-03-022-0/+41
* target/ppc: move vs[lr][a][bhwd] to decodetreeMatheus Ferst2022-03-023-26/+45
* target/ppc: implement vgnbMatheus Ferst2022-03-022-0/+140
* target/ppc: implement vcntmb[bhwd]Matheus Ferst2022-03-022-0/+40
* target/ppc: implement vclrrbMatheus Ferst2022-03-022-8/+25
* target/ppc: implement vclrlbMatheus Ferst2022-03-022-0/+42
* target/ppc: implement vstri[bh][lr]Matheus Ferst2022-03-024-0/+72
* target/ppc: Implement Vector Compare QuadwordMatheus Ferst2022-03-022-0/+51
* target/ppc: Implement Vector Compare Greater Than QuadwordMatheus Ferst2022-03-022-0/+41
* target/ppc: Implement Vector Compare Equal QuadwordMatheus Ferst2022-03-022-0/+37
* target/ppc: Move Vector Compare Not Equal or Zero to decodetreeMatheus Ferst2022-03-025-52/+80
* target/ppc: Move Vector Compare Equal/Not Equal/Greater Than to decodetreeMatheus Ferst2022-03-025-124/+88Star
* target/ppc: Implement vextsd2qLucas Coutinho2022-03-022-0/+19
* target/ppc: Move vexts[bhw]2[wd] to decodetreeLucas Coutinho2022-03-025-30/+61
* target/ppc: Implement vmsumudm instructionVíctor Colombo2022-03-022-0/+35
* target/ppc: Implement vmsumcud instructionVíctor Colombo2022-03-022-0/+57
* target/ppc: vmulh* instructions without helpersLucas Mateus Castro (alqotel)2022-03-023-43/+87
* target/ppc: Moved vector multiply high and low to decodetreeLucas Mateus Castro (alqotel)2022-03-025-18/+30
* target/ppc: moved vector even and odd multiplication to decodetreeLucas Mateus Castro (alqotel)2022-03-025-52/+106
* target/ppc: Introduce TRANS*FLAGS macrosLuis Pires2022-03-022-25/+31
* target/ppc: trigger PERFM EBBs from power8-pmu.cDaniel Henrique Barboza2022-03-023-2/+54
* target/ppc: add PPC_INTERRUPT_EBB and EBB exceptionsDaniel Henrique Barboza2022-03-023-1/+41
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-12 07:42:33 +0100