index
:
bwlp/qemu.git
block_qcow2_cluster_info
master
spice_video_codecs
Experimental fork of QEMU with video encoding patches
OpenSLX
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
target
/
riscv
/
insn_trans
Commit message (
Expand
)
Author
Age
Files
Lines
*
riscv: Add semihosting support
Keith Packard
2021-01-18
1
-1
/
+36
*
target/riscv: Split the Hypervisor execute load helpers
Alistair Francis
2020-11-10
1
-14
/
+6
*
target/riscv: Remove the hyp load and store functions
Alistair Francis
2020-11-10
1
-78
/
+45
*
target/riscv: Support the Virtual Instruction fault
Alistair Francis
2020-08-25
1
-1
/
+1
*
target/riscv: Allow generating hlv/hlvx/hsv instructions
Alistair Francis
2020-08-25
1
-0
/
+340
*
target/riscv: check before allocating TCG temps
LIU Zhiwei
2020-08-22
2
-8
/
+8
*
target/riscv: Clean up fmv.w.x
LIU Zhiwei
2020-08-22
1
-5
/
+1
*
target/riscv: Check nanboxed inputs in trans_rvf.inc.c
Richard Henderson
2020-08-22
1
-16
/
+55
*
target/riscv: Generate nanboxed results from trans_rvf.inc.c
Richard Henderson
2020-08-22
1
-0
/
+4
*
target/riscv: Generalize gen_nanbox_fpr to gen_nanbox_s
Richard Henderson
2020-08-22
1
-15
/
+1
*
meson: rename included C source files to .c.inc
Paolo Bonzini
2020-08-21
8
-0
/
+0
*
target/riscv: fix vector index load/store constraints
LIU Zhiwei
2020-07-22
1
-1
/
+9
*
target/riscv: Quiet Coverity complains about vamo*
LIU Zhiwei
2020-07-22
1
-0
/
+1
*
target/riscv: fix return value of do_opivx_widen()
Frank Chang
2020-07-14
1
-1
/
+1
*
target/riscv: correct the gvec IR called in gen_vec_rsub16_i64()
Frank Chang
2020-07-14
1
-1
/
+1
*
target/riscv: fix rsub gvec tcg_assert_listed_vecop assertion
Frank Chang
2020-07-14
1
-0
/
+5
*
target/riscv: vector compress instruction
LIU Zhiwei
2020-07-02
1
-0
/
+32
*
target/riscv: vector register gather instruction
LIU Zhiwei
2020-07-02
1
-0
/
+78
*
target/riscv: vector slide instructions
LIU Zhiwei
2020-07-02
1
-0
/
+18
*
target/riscv: floating-point scalar move instructions
LIU Zhiwei
2020-07-02
1
-0
/
+49
*
target/riscv: integer scalar move instruction
LIU Zhiwei
2020-07-02
1
-0
/
+60
*
target/riscv: integer extract instruction
LIU Zhiwei
2020-07-02
1
-0
/
+116
*
target/riscv: vector element index instruction
LIU Zhiwei
2020-07-02
1
-0
/
+25
*
target/riscv: vector iota instruction
LIU Zhiwei
2020-07-02
1
-0
/
+27
*
target/riscv: set-X-first mask bit
LIU Zhiwei
2020-07-02
1
-0
/
+28
*
target/riscv: vmfirst find-first-set mask bit
LIU Zhiwei
2020-07-02
1
-0
/
+32
*
target/riscv: vector mask population count vmpopc
LIU Zhiwei
2020-07-02
1
-0
/
+32
*
target/riscv: vector mask-register logical instructions
LIU Zhiwei
2020-07-02
1
-0
/
+35
*
target/riscv: vector widening floating-point reduction instructions
LIU Zhiwei
2020-07-02
1
-0
/
+3
*
target/riscv: vector single-width floating-point reduction instructions
LIU Zhiwei
2020-07-02
1
-0
/
+5
*
target/riscv: vector wideing integer reduction instructions
LIU Zhiwei
2020-07-02
1
-0
/
+4
*
target/riscv: vector single-width integer reduction instructions
LIU Zhiwei
2020-07-02
1
-0
/
+18
*
target/riscv: narrowing floating-point/integer type-convert instructions
LIU Zhiwei
2020-07-02
1
-0
/
+48
*
target/riscv: widening floating-point/integer type-convert instructions
LIU Zhiwei
2020-07-02
1
-0
/
+48
*
target/riscv: vector floating-point/integer type-convert instructions
LIU Zhiwei
2020-07-02
1
-0
/
+6
*
target/riscv: vector floating-point merge instructions
LIU Zhiwei
2020-07-02
1
-0
/
+38
*
target/riscv: vector floating-point classify instructions
LIU Zhiwei
2020-07-02
1
-0
/
+3
*
target/riscv: vector floating-point compare instructions
LIU Zhiwei
2020-07-02
1
-0
/
+35
*
target/riscv: vector floating-point sign-injection instructions
LIU Zhiwei
2020-07-02
1
-0
/
+8
*
target/riscv: vector floating-point min/max instructions
LIU Zhiwei
2020-07-02
1
-0
/
+6
*
target/riscv: vector floating-point square-root instruction
LIU Zhiwei
2020-07-02
1
-0
/
+43
*
target/riscv: vector widening floating-point fused multiply-add instructions
LIU Zhiwei
2020-07-02
1
-0
/
+10
*
target/riscv: vector single-width floating-point fused multiply-add instructions
LIU Zhiwei
2020-07-02
1
-0
/
+18
*
target/riscv: vector widening floating-point multiply
LIU Zhiwei
2020-07-02
1
-0
/
+4
*
target/riscv: vector single-width floating-point multiply/divide instructions
LIU Zhiwei
2020-07-02
1
-0
/
+7
*
target/riscv: vector widening floating-point add/subtract instructions
LIU Zhiwei
2020-07-02
1
-0
/
+149
*
target/riscv: vector single-width floating-point add/subtract instructions
LIU Zhiwei
2020-07-02
1
-0
/
+118
*
target/riscv: vector narrowing fixed-point clip instructions
LIU Zhiwei
2020-07-02
1
-0
/
+8
*
target/riscv: vector single-width scaling shift instructions
LIU Zhiwei
2020-07-02
1
-0
/
+8
*
target/riscv: vector widening saturating scaled multiply-add
LIU Zhiwei
2020-07-02
1
-0
/
+9
[next]