index
:
bwlp/qemu.git
block_qcow2_cluster_info
master
spice_video_codecs
Experimental fork of QEMU with video encoding patches
OpenSLX
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
target
/
riscv
/
meson.build
Commit message (
Expand
)
Author
Age
Files
Lines
*
target/riscv: Add stimecmp support
Atish Patra
2022-09-07
1
-1
/
+2
*
meson: remove dead code
Paolo Bonzini
2022-09-01
1
-2
/
+0
*
target/riscv: Support mcycle/minstret write operation
Atish Patra
2022-07-03
1
-1
/
+2
*
target/riscv: rvk: add support for zknd/zkne extension in RV32
Weiwei Li
2022-04-29
1
-1
/
+2
*
target/riscv: Add initial support for the Sdtrig extension
Bin Meng
2022-04-22
1
-0
/
+1
*
target/riscv: Add XVentanaCondOps custom extension
Philipp Tomsich
2022-02-16
1
-0
/
+1
*
target/riscv: Support start kernel directly by KVM
Yifei Jiang
2022-01-21
1
-1
/
+1
*
target/riscv: Add target/riscv/kvm.c to place the public kvm interface
Yifei Jiang
2022-01-21
1
-0
/
+1
*
target/riscv: support for 128-bit M extension
Frédéric Pétrot
2022-01-08
1
-0
/
+1
*
target/riscv: rvb: generalized reverse
Frank Chang
2021-06-08
1
-0
/
+1
*
target/riscv: Consolidate RV32/64 16-bit instructions
Alistair Francis
2021-05-11
1
-8
/
+3
*
target/riscv: Consolidate RV32/64 32-bit instructions
Alistair Francis
2021-05-11
1
-1
/
+1
*
target-riscv: support QMP dump-guest-memory
Yifei Jiang
2021-03-04
1
-0
/
+1
*
target/riscv: Add basic vmstate description of CPU
Yifei Jiang
2020-11-03
1
-1
/
+2
*
meson: target
Paolo Bonzini
2020-08-21
1
-0
/
+34