summaryrefslogtreecommitdiffstats
path: root/target
Commit message (Expand)AuthorAgeFilesLines
* target/arm: Start AArch32 CPUs with EL2 but not EL3 in Hyp modePeter Maydell2018-09-251-2/+12
* target/arm: Fix cpu_get_tb_cpu_state() for non-SVE CPUsRichard Henderson2018-09-251-21/+24
* Merge remote-tracking branch 'remotes/dgibson/tags/ppc-for-3.1-20180925' into...Peter Maydell2018-09-251-21/+19Star
|\
| * target/ppc/cpu-models: Re-group the 970 CPUs together againThomas Huth2018-09-251-21/+19Star
* | Merge remote-tracking branch 'remotes/xtensa/tags/20180918-xtensa' into stagingPeter Maydell2018-09-2512-51/+46155
|\ \ | |/ |/|
| * target/xtensa: support input from chardev consoleMax Filippov2018-09-171-10/+61
| * target/xtensa: fix s32c1i TCGMemOp flagsMax Filippov2018-09-171-1/+1
| * target/xtensa: fix FPU2000 bugsMax Filippov2018-09-171-3/+3
| * target/xtensa: convert to do_transaction_failedMax Filippov2018-09-174-16/+35
| * target/xtensa: add test_kc705_be coreMax Filippov2018-08-205-0/+46004
| * target/xtensa: clean up gdbstub register handlingMax Filippov2018-08-203-23/+51
| * target/xtensa: fix gdbstub register countsMax Filippov2018-08-201-1/+3
* | Merge remote-tracking branch 'remotes/dgibson/tags/ppc-for-3.1-20180907' into...Peter Maydell2018-09-246-58/+21Star
|\ \
| * | target/ppc/kvm: set vcpu as online/offlineNikunj A Dadhania2018-09-052-0/+16
| * | ppc: Remove deprecated ppcemb targetThomas Huth2018-08-285-58/+5Star
* | | Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-pullreq-201809...Peter Maydell2018-09-244-56/+64
|\ \ \
| * | | riscv: remove define cpu_init()Igor Mammedov2018-09-051-1/+0Star
| * | | target/riscv: call gen_goto_tb on DISAS_TOO_MANYEmilio G. Cota2018-09-051-6/+1Star
| * | | target/riscv: optimize indirect branchesEmilio G. Cota2018-09-051-1/+1
| * | | target/riscv: optimize cross-page direct jumps in softmmuEmilio G. Cota2018-09-051-1/+1
| * | | RISC-V: Simplify riscv_cpu_local_irqs_pendingMichael Clark2018-09-041-22/+12Star
| * | | RISC-V: Improve page table walker spec complianceMichael Clark2018-09-042-21/+45
| * | | RISC-V: Update address bits to support sv39 and sv48Michael Clark2018-09-041-4/+4
| |/ /
* | | target/s390x: use regular spaces in translate.cPavel Zbitskiy2018-08-281-2/+2
* | | target/s390x: fix PACK reading 1 byte less and writing 1 byte morePavel Zbitskiy2018-08-281-3/+3
* | | target/s390x: add EX support for TRT and TRTRPavel Zbitskiy2018-08-281-0/+16
* | | target/s390x: fix IPM polluting irrelevant bitsPavel Zbitskiy2018-08-281-10/+7Star
* | | target/s390x: fix CSST decoding and runtime alignment checkPavel Zbitskiy2018-08-282-3/+3
* | | target/s390x: add BAL and BALR instructionsPavel Zbitskiy2018-08-282-7/+50
|/ /
* | target/mips: Add definition of nanoMIPS I7200 CPUStefan Markovic2018-08-241-0/+39
* | target/mips: Fix ERET/ERETNC behavior related to ADEL exceptionYongbok Kim2018-08-241-1/+3
* | target/mips: Add updating BadInstr and BadInstrX for nanoMIPSStefan Markovic2018-08-241-0/+16
* | target/mips: Add availability control via bit NMSDimitrije Nikolic2018-08-241-2/+45
* | target/mips: Add emulation of DSP ASE for nanoMIPS - part 6Stefan Markovic2018-08-241-0/+58
* | target/mips: Add emulation of DSP ASE for nanoMIPS - part 5Stefan Markovic2018-08-241-0/+142
* | target/mips: Add emulation of DSP ASE for nanoMIPS - part 4Stefan Markovic2018-08-241-0/+363
* | target/mips: Add emulation of DSP ASE for nanoMIPS - part 3Stefan Markovic2018-08-241-2/+183
* | target/mips: Add emulation of DSP ASE for nanoMIPS - part 2Stefan Markovic2018-08-241-0/+10
* | target/mips: Add emulation of DSP ASE for nanoMIPS - part 1Stefan Markovic2018-08-241-0/+554
* | target/mips: Implement MT ASE support for nanoMIPSStefan Markovic2018-08-241-2/+83
* | target/mips: Fix pre-nanoMIPS MT ASE instructions availability controlAleksandar Rikalo2018-08-241-8/+38
* | target/mips: Add emulation of nanoMIPS 32-bit branch instructionsStefan Markovic2018-08-241-0/+428
* | target/mips: Implement emulation of nanoMIPS LLWP/SCWP pairAleksandar Rikalo2018-08-242-0/+88
* | target/mips: Add CP0 Config3 and Config5 fields to DisasContext structureDimitrije Nikolic2018-08-241-0/+4
* | target/mips: Add emulation of nanoMIPS 32-bit load and store instructionsYongbok Kim2018-08-241-0/+277
* | target/mips: Implement emulation of nanoMIPS EXTW instructionJames Hogan2018-08-241-17/+36
* | target/mips: Implement emulation of nanoMIPS ROTX instructionMatthew Fortune2018-08-243-0/+111
* | target/mips: Add emulation of misc nanoMIPS instructions (p_lsx)Yongbok Kim2018-08-241-1/+131
* | target/mips: Add emulation of misc nanoMIPS instructions (pool32axf)Yongbok Kim2018-08-241-0/+91
* | target/mips: Add emulation of misc nanoMIPS instructions (pool32a0)Yongbok Kim2018-08-241-0/+185
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2026-02-19 14:44:22 +0100