summaryrefslogtreecommitdiffstats
path: root/target
Commit message (Expand)AuthorAgeFilesLines
* target/i386: Remove pointless CPUArchState castsPhilippe Mathieu-Daudé2022-03-063-18/+18
* target: Use ArchCPU as interface to target CPUPhilippe Mathieu-Daudé2022-03-0620-20/+20
* target: Introduce and use OBJECT_DECLARE_CPU_TYPE() macroPhilippe Mathieu-Daudé2022-03-0636-81/+24Star
* target: Use CPUArchState as interface to target-specific CPU statePhilippe Mathieu-Daudé2022-03-0623-67/+35Star
* target: Use forward declared type instead of structure typePhilippe Mathieu-Daudé2022-03-068-93/+93
* target/hexagon: Add missing 'hw/core/cpu.h' includePhilippe Mathieu-Daudé2022-03-061-0/+1
* target: Include missing 'cpu.h'Philippe Mathieu-Daudé2022-03-064-0/+7
* Hexagon (target/hexagon) convert to OBJECT_DECLARE_TYPETaylor Simpson2022-03-061-7/+3Star
* target/i386/tcg/sysemu: Include missing 'exec/exec-all.h' headerPhilippe Mathieu-Daudé2022-03-062-0/+2
* misc: Add missing "sysemu/cpu-timers.h" includePhilippe Mathieu-Daudé2022-03-061-0/+1
* misc: Remove unnecessary "sysemu/cpu-timers.h" includePhilippe Mathieu-Daudé2022-03-061-1/+0Star
* accel: Introduce AccelOpsClass::cpu_thread_is_idle()Philippe Mathieu-Daudé2022-03-061-0/+6
* accel/hax: Introduce CONFIG_HAX_IS_POSSIBLEPhilippe Mathieu-Daudé2022-03-061-6/+1Star
* target/ppc: Add missing helper_reset_fpstatus to helper_XVCVSPBF16Víctor Colombo2022-03-051-0/+2
* target/ppc: Add missing helper_reset_fpstatus to VSX_MAX_MINCVíctor Colombo2022-03-051-0/+2
* target/ppc: split XXGENPCV macros for readabilityMatheus Ferst2022-03-052-42/+57
* target/ppc: use andc in vrlqmiMatheus Ferst2022-03-051-4/+2Star
* target/ppc: use extract/extract2 to create vrlqnm maskMatheus Ferst2022-03-051-7/+3Star
* target/ppc: use ext32u and deposit in do_vx_vmulhw_i64Matheus Ferst2022-03-051-7/+3Star
* target/ppc: Fix vmul[eo]* instructions marked 2.07Lucas Mateus Castro (alqotel)2022-03-051-8/+8
* target/ppc: change xs[n]madd[am]sp to use float64r32_muladdMatheus Ferst2022-03-051-38/+20Star
* Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-nios-20220303' int...Peter Maydell2022-03-049-243/+147Star
|\
| * target/nios2: Rewrite interrupt handlingRichard Henderson2022-03-035-36/+9Star
| * target/nios2: Special case ipending in rdctl and wrctlRichard Henderson2022-03-031-0/+14
| * target/nios2: Split mmu_writeRichard Henderson2022-03-034-107/+100Star
| * target/nios2: Hoist R_ZERO check in rdctlRichard Henderson2022-03-031-3/+5
| * target/nios2: Only build mmu.c for system modeRichard Henderson2022-03-032-5/+1Star
| * target/nios2: Replace MMU_LOG with tracepointsRichard Henderson2022-03-032-68/+38Star
| * target/nios2: Remove mmu_read_debugRichard Henderson2022-03-035-44/+0Star
* | Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20220...Peter Maydell2022-03-0312-376/+978
|\ \
| * | target/riscv: expose zfinx, zdinx, zhinx{min} propertiesWeiwei Li2022-03-031-0/+5
| * | target/riscv: add support for zhinx/zhinxminWeiwei Li2022-03-034-143/+296
| * | target/riscv: add support for zdinxWeiwei Li2022-03-032-78/+259
| * | target/riscv: add support for zfinxWeiwei Li2022-03-035-145/+369
| * | target/riscv: hardwire mstatus.FS to zero when enable zfinxWeiwei Li2022-03-033-6/+29
| * | target/riscv: add cfg properties for zfinx, zdinx and zhinx{min}Weiwei Li2022-03-032-0/+16
| * | target/riscv: fix inverted checks for ext_zb[abcs]Philipp Tomsich2022-03-031-4/+4
| |/
* | target/arm: Report KVM's actual PSCI version to guest in dtbPeter Maydell2022-03-022-0/+13
* | target/arm: Implement FEAT_LPA2Richard Henderson2022-03-023-15/+111
* | target/arm: Advertise all page sizes for -cpu maxRichard Henderson2022-03-021-0/+4
* | target/arm: Validate tlbi TG matches translation granule in useRichard Henderson2022-03-021-3/+7
* | target/arm: Fix TLBIRange.base for 16k and 64k pagesRichard Henderson2022-03-021-2/+3
* | target/arm: Introduce tlbi_aa64_get_rangeRichard Henderson2022-03-021-34/+24Star
* | target/arm: Extend arm_fi_to_lfsc to level -1Richard Henderson2022-03-021-6/+29
* | target/arm: Implement FEAT_LPARichard Henderson2022-03-023-5/+18
* | target/arm: Implement FEAT_LVARichard Henderson2022-03-024-2/+15
* | target/arm: Prepare DBGBVR and DBGWVR for FEAT_LVARichard Henderson2022-03-021-8/+24
* | target/arm: Honor TCR_ELx.{I}PSRichard Henderson2022-03-022-16/+57
* | target/arm: Use MAKE_64BIT_MASK to compute indexmaskRichard Henderson2022-03-021-2/+2
* | target/arm: Pass outputsize down to check_s2_mmu_setupRichard Henderson2022-03-021-11/+10Star