summaryrefslogtreecommitdiffstats
path: root/target
Commit message (Expand)AuthorAgeFilesLines
* target/arm: Implement (trivially) ARMv8.2-TTCNPPeter Maydell2020-03-053-0/+7
* Merge remote-tracking branch 'remotes/palmer/tags/riscv-for-master-5.0-sf3' i...Peter Maydell2020-03-0310-133/+1223
|\
| * target/riscv: Emulate TIME CSRs for privileged modeAnup Patel2020-02-273-4/+92
| * target/riscv: Allow enabling the Hypervisor extensionAlistair Francis2020-02-272-0/+6
| * target/riscv: Add the MSTATUS_MPV_ISSET helper macroAlistair Francis2020-02-274-4/+15
| * target/riscv: Add support for the 32-bit MSTATUSH CSRAlistair Francis2020-02-276-0/+62
| * target/riscv: Set htval and mtval2 on execptionsAlistair Francis2020-02-271-0/+10
| * target/riscv: Raise the new execptions when 2nd stage translation failsAlistair Francis2020-02-271-6/+18
| * target/riscv: Implement second stage MMUAlistair Francis2020-02-272-19/+175
| * target/riscv: Allow specifying MMU stageAlistair Francis2020-02-271-9/+28
| * target/riscv: Respect MPRV and SPRV for floating point opsAlistair Francis2020-02-271-1/+15
| * target/riscv: Mark both sstatus and msstatus_hs as dirtyAlistair Francis2020-02-271-0/+13
| * target/riscv: Disable guest FP support based on virtual statusAlistair Francis2020-02-271-0/+3
| * target/riscv: Only set TB flags with FP status if enabledAlistair Francis2020-02-271-1/+4
| * target/riscv: Remove the hret instructionAlistair Francis2020-02-272-6/+0Star
| * target/riscv: Add hfence instructionsAlistair Francis2020-02-272-9/+54
| * target/riscv: Add Hypervisor trap return supportAlistair Francis2020-02-271-10/+52
| * target/riscv: Add hypvervisor trap supportAlistair Francis2020-02-271-10/+59
| * target/riscv: Generate illegal instruction on WFI when V=1Alistair Francis2020-02-271-2/+3
| * target/ricsv: Flush the TLB on virtulisation mode changesAlistair Francis2020-02-271-0/+5
| * target/riscv: Add support for virtual interrupt settingAlistair Francis2020-02-271-5/+28
| * target/riscv: Extend the SIP CSR to support virtulisationAlistair Francis2020-02-271-1/+12
| * target/riscv: Extend the MIE CSR to support virtulisationAlistair Francis2020-02-271-4/+20
| * target/riscv: Set VS bits in mideleg for Hyp extensionAlistair Francis2020-02-271-0/+3
| * target/riscv: Add virtual register swapping functionAlistair Francis2020-02-273-0/+79
| * target/riscv: Add Hypervisor machine CSRs accessesAlistair Francis2020-02-271-0/+27
| * target/riscv: Add Hypervisor virtual CSRs accessesAlistair Francis2020-02-271-0/+116
| * target/riscv: Add Hypervisor CSR access functionsAlistair Francis2020-02-271-2/+134
| * target/riscv: Dump Hypervisor registers if enabledAlistair Francis2020-02-271-0/+33
| * target/riscv: Print priv and virt in disas logAlistair Francis2020-02-271-0/+8
| * target/riscv: Fix CSR perm checking for HS modeAlistair Francis2020-02-271-4/+14
| * target/riscv: Add the force HS exception modeAlistair Francis2020-02-273-0/+26
| * target/riscv: Add the virtulisation modeAlistair Francis2020-02-273-0/+25
| * target/riscv: Rename the H irqs to VS irqsAlistair Francis2020-02-272-9/+9
| * target/riscv: Add support for the new execption numbersAlistair Francis2020-02-274-20/+37
| * target/riscv: Add the Hypervisor CSRs to CPUStateAlistair Francis2020-02-273-18/+48
| * target/riscv: Add the Hypervisor extensionAlistair Francis2020-02-271-0/+1
| * target/riscv: Convert MIP CSR to target_ulongAlistair Francis2020-02-272-2/+2
* | target/arm: Implement ARMv8.3-CCIDXPeter Maydell2020-02-282-1/+35
* | target/arm: Implement v8.4-RCPCPeter Maydell2020-02-283-1/+96
* | target/arm: Implement v8.3-RCPCPeter Maydell2020-02-283-0/+30
* | target/arm: Fix wrong use of FIELD_EX32 on ID_AA64DFR0Peter Maydell2020-02-281-2/+2
* | target/arm: Split VMINMAXNM decodeRichard Henderson2020-02-282-77/+44Star
* | target/arm: Split VFM decodeRichard Henderson2020-02-282-14/+55
* | target/arm: Add formats for some vfp 2 and 3-register insnsRichard Henderson2020-02-281-90/+60Star
* | target/arm: Remove ARM_FEATURE_VFP*Richard Henderson2020-02-285-37/+0Star
* | target/arm: Move the vfp decodetree calls next to the base isaRichard Henderson2020-02-281-54/+29Star
* | target/arm: Move VLLDM and VLSTM to vfp.decodeRichard Henderson2020-02-283-44/+50
* | target/arm: Remove ARM_FEATURE_VFP check from disas_vfp_insnRichard Henderson2020-02-281-4/+0Star
* | target/arm: Replace ARM_FEATURE_VFP4 with isar_feature_aa32_simdfmacRichard Henderson2020-02-284-6/+36
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2025-02-04 03:37:05 +0100