summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_reg.h
diff options
context:
space:
mode:
authorDaniel Vetter2012-04-11 20:42:40 +0200
committerDaniel Vetter2012-04-17 11:19:59 +0200
commit48ecfa1090b65390b1cfa4c693ece6b171a407e4 (patch)
treef3e701f4ebd0a12bad2ad5943f9e28d30e0b0812 /drivers/gpu/drm/i915/i915_reg.h
parentdrm/i915: set w/a bit for snb pagefaults (diff)
downloadkernel-qcow2-linux-48ecfa1090b65390b1cfa4c693ece6b171a407e4.tar.gz
kernel-qcow2-linux-48ecfa1090b65390b1cfa4c693ece6b171a407e4.tar.xz
kernel-qcow2-linux-48ecfa1090b65390b1cfa4c693ece6b171a407e4.zip
drm/i915: properly set ppgtt cacheability on snb
For some reason snb has 2 fields to set ppgtt cacheability. This one here does not exist on gen7. This might explain why ppgtt wasn't a win on snb like on ivb - not enough pte caching. v2: Fixup rebase fail. Reviewed-by: Ben Widawsky <ben@bwidawsk.net> Signed-Off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Diffstat (limited to 'drivers/gpu/drm/i915/i915_reg.h')
-rw-r--r--drivers/gpu/drm/i915/i915_reg.h4
1 files changed, 4 insertions, 0 deletions
diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h
index d875fb19f62d..a9030f852cf9 100644
--- a/drivers/gpu/drm/i915/i915_reg.h
+++ b/drivers/gpu/drm/i915/i915_reg.h
@@ -127,6 +127,10 @@
#define ECOCHK_PPGTT_CACHE64B (0x3<<3)
#define ECOCHK_PPGTT_CACHE4B (0x0<<3)
+#define GAC_ECO_BITS 0x14090
+#define ECOBITS_PPGTT_CACHE64B (3<<8)
+#define ECOBITS_PPGTT_CACHE4B (0<<8)
+
#define GAB_CTL 0x24000
#define GAB_CTL_CONT_AFTER_PAGEFAULT (1<<8)