summaryrefslogtreecommitdiffstats
path: root/hw/riscv
Commit message (Expand)AuthorAgeFilesLines
* opentitan: Rename memmap enum constantsEduardo Habkost2020-08-271-42/+42
* hw/riscv: virt: Allow creating multiple NUMA socketsAnup Patel2020-08-251-227/+299
* hw/riscv: spike: Allow creating multiple NUMA socketsAnup Patel2020-08-251-74/+158
* hw/riscv: Add helpers for RISC-V multi-socket NUMA machinesAnup Patel2020-08-252-0/+243
* hw/riscv: Allow creating multiple instances of PLICAnup Patel2020-08-254-14/+16
* hw/riscv: Allow creating multiple instances of CLINTAnup Patel2020-08-255-12/+16
* hw/riscv: spike: Change the default bios to use generic platform imageBin Meng2020-08-221-2/+7
* hw/riscv: Use pre-built bios image of generic platform for virt & sifive_uBin Meng2020-08-222-4/+4
* hw/riscv: sifive_u: Add a dummy L2 cache controller deviceBin Meng2020-08-221-0/+22
* meson: convert hw/arch*Marc-André Lureau2020-08-212-16/+19
* trace: switch position of headers to what Meson requiresPaolo Bonzini2020-08-211-0/+1
* hw/riscv: sifive_e: Correct debug block sizeBin Meng2020-07-221-1/+1
* hw: Mark nd_table[] misuse in realize methods FIXMEMarkus Armbruster2020-07-211-0/+1
* hw/riscv: Modify MROM size to end at 0x10000Bin Meng2020-07-143-3/+3
* RISC-V: Support 64 bit start addressAtish Patra2020-07-142-2/+10
* riscv: Add opensbi firmware dynamic supportAtish Patra2020-07-144-15/+72
* RISC-V: Copy the fdt in dram instead of ROMAtish Patra2020-07-144-32/+63
* riscv: Unify Qemu's reset vector code pathAtish Patra2020-07-144-76/+52Star
* hw/riscv: virt: Sort the SoC memmap table entriesBin Meng2020-07-141-3/+3
* error: Eliminate error_propagate() with Coccinelle, part 1Markus Armbruster2020-07-103-12/+4Star
* qom: Put name parameter before value / visitor parameterMarkus Armbruster2020-07-105-11/+11
* qdev: Use returned bool to check for qdev_realize() etc. failureMarkus Armbruster2020-07-103-8/+4Star
* hw/riscv: Allow 64 bit access to SiFive CLINTAlistair Francis2020-07-021-1/+1
* riscv: plic: Add a couple of mising sifive_plic_update callsJessica Clarke2020-07-021-1/+2
* riscv: plic: Honour source prioritiesJessica Clarke2020-07-021-5/+12
* riscv_hart: Fix riscv_harts_realize() error API violationsMarkus Armbruster2020-07-021-9/+5Star
* riscv/sifive_u: Fix sifive_u_soc_realize() error API violationsMarkus Armbruster2020-07-021-3/+9
* hw/riscv: sifive_u: Add a dummy DDR memory controller deviceBin Meng2020-06-191-0/+4
* hw/riscv: sifive_u: Sort the SoC memmap table entriesBin Meng2020-06-191-2/+2
* hw/riscv: sifive_u: Support different boot source per MSEL pin stateBin Meng2020-06-191-8/+31
* hw/riscv: sifive: Change SiFive E/U CPU reset vector to 0x1004Bin Meng2020-06-192-7/+9
* hw/riscv: sifive_u: Add a new property msel for MSEL pin stateBin Meng2020-06-191-0/+7
* hw/riscv: sifive_u: Rename serial property get/set functions to a generic nameBin Meng2020-06-191-6/+8
* hw/riscv: sifive_u: Add reset functionalityBin Meng2020-06-191-1/+23
* hw/riscv: sifive_gpio: Do not blindly trigger output IRQsBin Meng2020-06-191-1/+3
* hw/riscv: sifive_u: Hook a GPIO controllerBin Meng2020-06-191-2/+41
* hw/riscv: sifive_gpio: Add a new 'ngpio' propertyBin Meng2020-06-191-11/+19
* hw/riscv: sifive_gpio: Clean up the codesBin Meng2020-06-191-8/+5Star
* hw/riscv: sifive_u: Generate device tree node for OTPBin Meng2020-06-191-0/+11
* hw/riscv: sifive_u: Simplify the GEM IRQ connect code a little bitBin Meng2020-06-191-6/+1Star
* hw/riscv: opentitan: Remove the riscv_ prefix of the machine* and soc* functionsBin Meng2020-06-191-15/+14Star
* hw/riscv: sifive_e: Remove the riscv_ prefix of the machine* and soc* functionsBin Meng2020-06-191-12/+12
* riscv/opentitan: Connect the UART deviceAlistair Francis2020-06-191-2/+23
* riscv/opentitan: Connect the PLIC deviceAlistair Francis2020-06-191-2/+12
* hw/char: Initial commit of Ibex UARTAlistair Francis2020-06-191-0/+4
* riscv/opentitan: Fix the ROM sizeAlistair Francis2020-06-191-1/+2
* sifive_e: Support the revB machineAlistair Francis2020-06-191-4/+30
* qdev: Convert bus-less devices to qdev_realize() with CoccinelleMarkus Armbruster2020-06-154-12/+6Star
* sysbus: Convert qdev_set_parent_bus() use with Coccinelle, part 2Markus Armbruster2020-06-153-31/+19Star
* sysbus: Convert qdev_set_parent_bus() use with Coccinelle, part 1Markus Armbruster2020-06-152-8/+6Star
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2025-01-03 15:44:59 +0100