summaryrefslogtreecommitdiffstats
path: root/target/arm
Commit message (Expand)AuthorAgeFilesLines
...
* cpu: Move cpu_exec_* to tcg_opsEduardo Habkost2021-02-053-3/+11
* cpu: Move synchronize_from_tb() to tcg_opsEduardo Habkost2021-02-051-1/+3
* cpu: Introduce TCGCpuOperations structEduardo Habkost2021-02-051-1/+1
* target/arm: Replace magic value by MMU_DATA_LOAD definitionPhilippe Mathieu-Daudé2021-01-291-1/+1
* target/arm: Conditionalize DBGDIDRRichard Henderson2021-01-291-6/+15
* target/arm: Implement ID_PFR2Richard Henderson2021-01-293-2/+5
* target/arm/m_helper: Silence GCC 10 maybe-uninitialized errorPhilippe Mathieu-Daudé2021-01-191-1/+1
* target/arm: Update REV, PUNPK for pred_descRichard Henderson2021-01-192-13/+8Star
* target/arm: Update ZIP, UZP, TRN for pred_descRichard Henderson2021-01-192-17/+13Star
* target/arm: Update PFIRST, PNEXT for pred_descRichard Henderson2021-01-192-6/+7
* target/arm: Introduce PREDDESC field definitionsRichard Henderson2021-01-191-0/+9
* target/arm: refactor vae1_tlbmask()Rémi Denis-Courmont2021-01-191-14/+11Star
* target/arm: enable Secure EL2 in max CPURémi Denis-Courmont2021-01-191-0/+1
* target/arm: Implement SCR_EL2.EEL2Rémi Denis-Courmont2021-01-194-8/+36
* target/arm: revector to run-time pick target ELRémi Denis-Courmont2021-01-191-2/+21
* target/arm: set HPFAR_EL2.NS on secure stage 2 faultsRémi Denis-Courmont2021-01-194-0/+13
* target/arm: secure stage 2 translation regimeRémi Denis-Courmont2021-01-193-25/+81
* target/arm: generalize 2-stage page-walk conditionRémi Denis-Courmont2021-01-191-7/+6Star
* target/arm: translate NS bit in page-walksRémi Denis-Courmont2021-01-191-0/+12
* target/arm: do S1_ptw_translate() before address space lookupRémi Denis-Courmont2021-01-191-3/+6
* target/arm: handle VMID change in secure stateRémi Denis-Courmont2021-01-191-4/+9
* target/arm: add ARMv8.4-SEL2 system registersRémi Denis-Courmont2021-01-192-0/+31
* target/arm: add MMU stage 1 for Secure EL2Rémi Denis-Courmont2021-01-195-58/+124
* target/arm: add 64-bit S-EL2 to EL exception tableRémi Denis-Courmont2021-01-192-7/+7
* target/arm: Define isar_feature function to test for presence of SEL2Rémi Denis-Courmont2021-01-191-0/+5
* target/arm: factor MDCR_EL2 common handlingRémi Denis-Courmont2021-01-191-16/+22
* target/arm: use arm_hcr_el2_eff() where applicableRémi Denis-Courmont2021-01-191-13/+18
* target/arm: use arm_is_el2_enabled() where applicableRémi Denis-Courmont2021-01-193-29/+16Star
* target/arm: add arm_is_el2_enabled() helperRémi Denis-Courmont2021-01-191-0/+17
* target/arm: remove redundant testsRémi Denis-Courmont2021-01-192-10/+8Star
* target/arm: Use object_property_add_bool for "sve" propertyRichard Henderson2021-01-191-14/+10Star
* target/arm: Add cpu properties to control pauthRichard Henderson2021-01-194-4/+60
* target/arm: Implement an IMPDEF pauth algorithmRichard Henderson2021-01-192-9/+33
* semihosting: Change common-semi API to be architecture-independentKeith Packard2021-01-183-11/+9Star
* semihosting: Move ARM semihosting code to shared directoriesKeith Packard2021-01-182-1123/+0Star
* target/arm: use official org.gnu.gdb.aarch64.sve layout for registersAlex Bennée2021-01-182-47/+30Star
* gdbstub: drop CPUEnv from gdb_exit()Alex Bennée2021-01-181-1/+1
* target/arm: Don't decode insns in the XScale/iWMMXt space as cp insnsPeter Maydell2021-01-121-0/+7
* target/arm: add aarch32 ID register fields to cpu.hLeif Lindholm2021-01-121-0/+28
* target/arm: add aarch64 ID register fields to cpu.hLeif Lindholm2021-01-121-0/+15
* target/arm: add descriptions of CLIDR_EL1, CCSIDR_EL1, CTR_EL0 to cpu.hLeif Lindholm2021-01-121-0/+31
* target/arm: make ARMCPU.ctr 64-bitLeif Lindholm2021-01-121-1/+1
* target/arm: make ARMCPU.clidr 64-bitLeif Lindholm2021-01-121-1/+1
* target/arm: fix typo in cpu.h ID_AA64PFR1 field nameLeif Lindholm2021-01-121-1/+1
* target/arm: enable Small Translation tables in max CPURémi Denis-Courmont2021-01-121-0/+1
* target/arm: ARMv8.4-TTST extensionRémi Denis-Courmont2021-01-122-2/+18
* target/arm: Remove timer_del()/timer_deinit() before timer_free()Peter Maydell2021-01-081-2/+0Star
* target/arm: Implement Cortex-M55 modelPeter Maydell2021-01-081-0/+42
* target/arm: Implement FPCXT_NS fp system registerPeter Maydell2021-01-081-3/+99
* target/arm: Correct store of FPSCR value via FPCXT_SPeter Maydell2021-01-081-6/+6