summaryrefslogtreecommitdiffstats
path: root/target/loongarch
Commit message (Expand)AuthorAgeFilesLines
* hw/loongarch: Rename file 'loongson3.XXX' to 'virt.XXX'Xiaojuan Yang2022-07-301-1/+1
* hw/loongarch: Add fdt supportXiaojuan Yang2022-07-192-0/+4
* target/loongarch: Fix float_convd/float_convs test failingSong Gao2022-07-191-63/+80
* target/loongarch/cpu: Fix cpucfg default valueXiaojuan Yang2022-07-191-1/+1
* target/loongarch/op_helper: Fix coverity cond_at_most errorXiaojuan Yang2022-07-191-1/+1
* target/loongarch/tlb_helper: Fix coverity integer overflow errorXiaojuan Yang2022-07-191-2/+2
* target/loongarch/cpu: Fix coverity errors about excp_namesXiaojuan Yang2022-07-191-3/+3
* target/loongarch: Fix loongarch_cpu_class_by_nameXiaojuan Yang2022-07-191-5/+15
* target/loongarch: Clean up tlb when cpu resetSong Gao2022-07-051-0/+1
* target/loongarch: Add lock when writing timer clear regXiaojuan Yang2022-07-041-0/+2
* target/loongarch: Fix the meaning of ECFG reg's VS fieldXiaojuan Yang2022-07-041-0/+4
* target/loongarch: Update READMESong Gao2022-07-041-2/+37
* target/loongarch: Adjust functions and structure to support user-modeSong Gao2022-07-046-1/+72
* target/loongarch: remove unused include hw/loader.hSong Gao2022-07-041-1/+0Star
* target/loongarch: Fix helper_asrtle_d/asrtgt_d raise wrong exceptionSong Gao2022-07-042-2/+4
* target/loongarch: Fix missing update CSR_BADVSong Gao2022-07-041-4/+6
* target/loongarch: remove badaddr from CPULoongArchSong Gao2022-07-042-3/+1Star
* target/loongarch: Add gdb support.Xiaojuan Yang2022-06-064-0/+95
* hw/loongarch: Add LoongArch load elf function.Xiaojuan Yang2022-06-061-0/+2
* hw/loongarch: Add support loongson3 virt machine type.Xiaojuan Yang2022-06-062-0/+4
* target/loongarch: Add timer related instructions support.Xiaojuan Yang2022-06-066-0/+56
* target/loongarch: Add other core instructions supportXiaojuan Yang2022-06-067-0/+233
* target/loongarch: Add TLB instruction supportXiaojuan Yang2022-06-065-0/+499
* target/loongarch: Add LoongArch IOCSR instructionXiaojuan Yang2022-06-068-0/+197
* target/loongarch: Add LoongArch CSR instructionXiaojuan Yang2022-06-067-1/+484
* target/loongarch: Add constant timer supportXiaojuan Yang2022-06-065-0/+77
* target/loongarch: Add LoongArch interrupt and exception handleXiaojuan Yang2022-06-063-0/+234
* target/loongarch: Add MMU support for LoongArch CPU.Xiaojuan Yang2022-06-067-1/+418
* target/loongarch: Implement qmp_query_cpu_definitions()Xiaojuan Yang2022-06-061-0/+26
* target/loongarch: Add basic vmstate description of CPU.Xiaojuan Yang2022-06-064-0/+94
* target/loongarch: Add CSRs definitionXiaojuan Yang2022-06-063-0/+313
* target/loongarch: Add system emulation introductionXiaojuan Yang2022-06-061-0/+54
* target/loongarch: Add target build suportSong Gao2022-06-061-0/+19
* target/loongarch: Add disassemblerSong Gao2022-06-061-0/+610
* target/loongarch: Add branch instruction translationSong Gao2022-06-063-0/+112
* target/loongarch: Add floating point load/store instruction translationSong Gao2022-06-063-0/+178
* target/loongarch: Add floating point move instruction translationSong Gao2022-06-065-0/+203
* target/loongarch: Add floating point conversion instruction translationSong Gao2022-06-065-0/+488
* target/loongarch: Add floating point comparison instruction translationSong Gao2022-06-066-0/+139
* target/loongarch: Add floating point arithmetic instruction translationSong Gao2022-06-067-0/+611
* target/loongarch: Add fixed point extra instruction translationSong Gao2022-06-065-0/+118
* target/loongarch: Add fixed point atomic instruction translationSong Gao2022-06-064-1/+159
* target/loongarch: Add fixed point load/store instruction translationSong Gao2022-06-065-0/+308
* target/loongarch: Add fixed point bit instruction translationSong Gao2022-06-065-0/+277
* target/loongarch: Add fixed point shift instruction translationSong Gao2022-06-063-0/+129
* target/loongarch: Add fixed point arithmetic instruction translationSong Gao2022-06-064-0/+485
* target/loongarch: Add main translation routinesSong Gao2022-06-064-0/+214
* target/loongarch: Add core definitionSong Gao2022-06-064-0/+606
* target/loongarch: Add READMESong Gao2022-06-061-0/+10