summaryrefslogtreecommitdiffstats
path: root/target
Commit message (Expand)AuthorAgeFilesLines
* hw/loongarch: Rename file 'loongson3.XXX' to 'virt.XXX'Xiaojuan Yang2022-07-301-1/+1
* Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into stagingRichard Henderson2022-07-291-1/+1
|\
| * kvm: don't use perror() without useful errnoCornelia Huck2022-07-291-1/+1
* | Merge tag 'pull-ppc-20220728' of https://gitlab.com/danielhb/qemu into stagingRichard Henderson2022-07-292-8/+91
|\ \
| * | target/ppc: Implement new wait variantsNicholas Piggin2022-07-282-8/+91
| |/
* / RISC-V: Allow both Zmmul and MPalmer Dabbelt2022-07-271-5/+0Star
|/
* target/arm: Add MO_128 entry to pred_esz_masks[]Peter Maydell2022-07-262-3/+4
* Merge tag 'pull-request-2022-07-20' of https://gitlab.com/thuth/qemu into sta...Peter Maydell2022-07-201-2/+2
|\
| * target/s390x: fix handling of zeroes in vfmin/vfmaxIlya Leoshkevich2022-07-191-2/+2
* | Merge tag 'pull-hex-20220719-1' of https://github.com/quic/qemu into stagingPeter Maydell2022-07-205-19/+59
|\ \
| * | Hexagon (target/hexagon) fix bug in mem_noshuf load exceptionTaylor Simpson2022-07-195-21/+59
| * | Hexagon (target/hexagon) fix store w/mem_noshuf & predicated loadTaylor Simpson2022-07-191-0/+2
| |/
* | hw/loongarch: Add fdt supportXiaojuan Yang2022-07-192-0/+4
* | target/loongarch: Fix float_convd/float_convs test failingSong Gao2022-07-191-63/+80
* | target/loongarch/cpu: Fix cpucfg default valueXiaojuan Yang2022-07-191-1/+1
* | target/loongarch/op_helper: Fix coverity cond_at_most errorXiaojuan Yang2022-07-191-1/+1
* | target/loongarch/tlb_helper: Fix coverity integer overflow errorXiaojuan Yang2022-07-191-2/+2
* | target/loongarch/cpu: Fix coverity errors about excp_namesXiaojuan Yang2022-07-191-3/+3
* | target/loongarch: Fix loongarch_cpu_class_by_nameXiaojuan Yang2022-07-191-5/+15
|/
* target/ppc: Check page dir/table base alignmentLeandro Lupori2022-07-181-4/+24
* target/ppc: Improve Radix xlate level validationLeandro Lupori2022-07-181-11/+38
* ppc: Check partition and process table alignmentLeandro Lupori2022-07-182-4/+18
* target/ppc: check tb_env != 0 before printing TBU/TBL/DECRMatheus Ferst2022-07-182-10/+17
* target/ppc: Implement slbiagLucas Coutinho2022-07-184-0/+46
* target/ppc: Move slbsync to decodetreeLucas Coutinho2022-07-183-17/+16Star
* target/ppc: Move slbfee to decodetreeLucas Coutinho2022-07-185-28/+38
* target/ppc: Move slbmfee to decodetreeLucas Coutinho2022-07-185-15/+17
* target/ppc: Move slbmfev to decodetreeLucas Coutinho2022-07-185-14/+18
* target/ppc: Move slbmte to decodetreeLucas Coutinho2022-07-185-16/+18
* target/ppc: Move slbia to decodetreeLucas Coutinho2022-07-185-19/+21
* target/ppc: Move slbieg to decodetreeLucas Coutinho2022-07-185-15/+17
* target/ppc: Move slbie to decodetreeLucas Coutinho2022-07-185-15/+23
* target/ppc: add macros to check privilege levelMatheus Ferst2022-07-182-5/+23
* target/ppc: receive DisasContext explicitly in GEN_PRIVMatheus Ferst2022-07-182-149/+154
* target/ppc: Implement ISA 3.00 tlbie[l]Leandro Lupori2022-07-184-0/+188
* target/ppc: Move tlbie[l] to decode treeLeandro Lupori2022-07-184-64/+99
* target/ppc: fix exception error code in spr_write_excp_vectorMatheus Ferst2022-07-181-3/+3
* target/ppc: fix PMU Group A register read/write exceptionsMatheus Ferst2022-07-181-5/+5
* target/ppc: fix exception error code in helper_{load, store}_dcrMatheus Ferst2022-07-182-4/+4
* target/ppc: remove mfdcrux and mtdcruxMatheus Ferst2022-07-182-22/+2Star
* target/ppc: fix exception error value in slbfeeMatheus Ferst2022-07-181-2/+2
* target/ppc: Fix gen_priv_exception error value in mfspr/mtsprMatheus Ferst2022-07-181-4/+4
* target/ppc/kvm: Skip current and parent directories in kvmppc_find_cpu_dtMurilo Opsfelder Araujo2022-07-181-0/+6
* ppc: Remove unused irq_inputsCédric Le Goater2022-07-182-6/+0Star
* target/arm: Don't set syndrome ISS for loads and stores with writebackPeter Maydell2022-07-181-1/+3
* target/arm: Honour VTCR_EL2 bits in Secure EL2Peter Maydell2022-07-182-3/+38
* target/arm: Store TCR_EL* registers as uint64_tPeter Maydell2022-07-186-68/+27Star
* target/arm: Store VTCR_EL2, VSTCR_EL2 registers as uint64_tPeter Maydell2022-07-184-14/+12Star
* target/arm: Fix big-endian host handling of VTCRPeter Maydell2022-07-181-1/+1
* target/arm: Fold regime_tcr() and regime_tcr_value() togetherPeter Maydell2022-07-184-18/+12Star
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-12 00:59:04 +0100