summaryrefslogtreecommitdiffstats
path: root/target/microblaze
Commit message (Expand)AuthorAgeFilesLines
* targets (various): use softfloat-helpers.h where we canAlex Bennée2019-08-191-1/+1
* Supply missing header guardsMarkus Armbruster2019-06-122-0/+9
* Include qemu-common.h exactly where neededMarkus Armbruster2019-06-122-2/+0Star
* Include qemu/module.h where needed, drop it from qemu-common.hMarkus Armbruster2019-06-121-1/+1
* cpu: Remove CPU_COMMONRichard Henderson2019-06-101-2/+0Star
* cpu: Introduce CPUNegativeOffsetStateRichard Henderson2019-06-101-2/+3
* cpu: Introduce cpu_set_cpustate_pointersRichard Henderson2019-06-101-2/+1Star
* cpu: Move ENV_OFFSET to exec/gen-icount.hRichard Henderson2019-06-101-1/+0Star
* target/microblaze: Use env_cpu, env_archcpuRichard Henderson2019-06-104-25/+19Star
* cpu: Replace ENV_GET_CPU with env_cpuRichard Henderson2019-06-101-2/+0Star
* cpu: Define ArchCPURichard Henderson2019-06-101-0/+1
* cpu: Define CPUArchState with typedefRichard Henderson2019-06-101-3/+2Star
* tcg: Split out target/arch/cpu-param.hRichard Henderson2019-06-102-12/+20
* tcg: Use CPUClass::tlb_fill in cputlb.cRichard Henderson2019-05-101-6/+0Star
* target/microblaze: Convert to CPUClass::tlb_fillRichard Henderson2019-05-104-74/+62Star
* tcg: Hoist max_insns computation to tb_gen_codeRichard Henderson2019-04-241-9/+1Star
* qom/cpu: Simplify how CPUClass:cpu_dump_state() printsMarkus Armbruster2019-04-183-22/+22
* target/microblaze: Add props enabling exceptions on failed bus accessesEdgar E. Iglesias2019-01-222-1/+13
* target/microblaze: Switch to transaction_failed hookPeter Maydell2019-01-223-14/+17
* target-microblaze: Rework NOP/zero instruction handlingEdgar E. Iglesias2018-06-151-11/+4Star
* target-microblaze: mmu: Correct masking of output addressesEdgar E. Iglesias2018-06-151-1/+0Star
* tcg: Pass tb and index to tcg_gen_exit_tb separatelyRichard Henderson2018-06-021-3/+3
* target-microblaze: Consolidate MMU enabled checksEdgar E. Iglesias2018-05-292-4/+6
* target-microblaze: cpu_mmu_index: Fixup indentationEdgar E. Iglesias2018-05-291-7/+9
* target-microblaze: Use tcg_gen_movcond in eval_cond_jmpEdgar E. Iglesias2018-05-291-6/+10
* target-microblaze: Convert env_btarget to i64Edgar E. Iglesias2018-05-293-15/+25
* target-microblaze: Remove argument b in eval_cc()Edgar E. Iglesias2018-05-291-3/+3
* target-microblaze: Use table based condition-codes conversionEdgar E. Iglesias2018-05-291-21/+20Star
* target-microblaze: mmu: Cleanup debug log messagesEdgar E. Iglesias2018-05-291-20/+19Star
* target-microblaze: Simplify address computation using tcg_gen_addi_i32()Edgar E. Iglesias2018-05-291-6/+1Star
* target-microblaze: Allow address sizes between 32 and 64 bitsEdgar E. Iglesias2018-05-291-3/+2Star
* target-microblaze: Add support for extended access to TLBLOEdgar E. Iglesias2018-05-295-18/+35
* target-microblaze: dec_msr: Plug a temp leakEdgar E. Iglesias2018-05-291-4/+9
* target-microblaze: mmu: Add a configurable output address maskEdgar E. Iglesias2018-05-293-0/+3
* target-microblaze: mmu: Prepare for 64-bit addressesEdgar E. Iglesias2018-05-292-10/+10
* target-microblaze: mmu: Remove unused register stateEdgar E. Iglesias2018-05-292-3/+6
* target-microblaze: mmu: Add R_TBLX_MISS macrosEdgar E. Iglesias2018-05-292-2/+7
* target-microblaze: Implement MFSE EAREdgar E. Iglesias2018-05-291-1/+8
* target-microblaze: Add Extended AddressingEdgar E. Iglesias2018-05-293-13/+62
* target-microblaze: Setup for 64bit addressingEdgar E. Iglesias2018-05-291-3/+3
* target-microblaze: Make special registers 64-bitEdgar E. Iglesias2018-05-295-58/+70
* target-microblaze: dec_msr: Fix MTS to FSREdgar E. Iglesias2018-05-291-3/+1Star
* target-microblaze: dec_msr: Reuse more code when reg-decodingEdgar E. Iglesias2018-05-291-29/+9Star
* target-microblaze: dec_msr: Use bool and extract32Edgar E. Iglesias2018-05-291-6/+9
* target-microblaze: Break out trap_illegal()Edgar E. Iglesias2018-05-291-48/+27Star
* target-microblaze: Break out trap_userspace()Edgar E. Iglesias2018-05-291-49/+27Star
* target-microblaze: Name special registers we supportEdgar E. Iglesias2018-05-291-2/+2
* target-microblaze: Use TCGv for load/store addressesEdgar E. Iglesias2018-05-294-42/+53
* target-microblaze: Remove pointer indirection for ld/st addressesEdgar E. Iglesias2018-05-291-12/+12
* target-microblaze: Make compute_ldst_addr always use a tempEdgar E. Iglesias2018-05-291-74/+37Star
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-12 10:31:30 +0100