index
:
bwlp/qemu.git
block_qcow2_cluster_info
master
spice_video_codecs
Experimental fork of QEMU with video encoding patches
OpenSLX
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
tcg
/
riscv
Commit message (
Expand
)
Author
Age
Files
Lines
*
tcg: Remove TCG_CT_REG
Richard Henderson
2020-10-08
1
-2
/
+0
*
tcg: Drop union from TCGArgConstraint
Richard Henderson
2020-10-08
1
-7
/
+7
*
meson: rename included C source files to .c.inc
Paolo Bonzini
2020-08-21
1
-2
/
+2
*
tcg/riscv: Remove superfluous breaks
Liao Pingfang
2020-07-14
1
-2
/
+0
*
tcg: Search includes in the parent source directory
Philippe Mathieu-Daudé
2020-01-16
1
-2
/
+2
*
tcg: TCGMemOp is now accelerator independent MemOp
Tony Nguyen
2019-09-03
1
-10
/
+10
*
tcg/riscv: Fix RISC-VH host build failure
Alistair Francis
2019-07-09
1
-2
/
+2
*
cpu: Move the softmmu tlb to CPUNegativeOffsetState
Richard Henderson
2019-06-10
1
-24
/
+7
*
tcg: Create struct CPUTLB
Richard Henderson
2019-06-10
1
-10
/
+2
*
tcg: Return bool success from tcg_out_mov
Richard Henderson
2019-05-13
1
-2
/
+3
*
tcg: Restart TB generation after out-of-line ldst overflow
Richard Henderson
2019-04-24
1
-4
/
+12
*
tcg: Add INDEX_op_extract2_{i32,i64}
Richard Henderson
2019-04-24
1
-0
/
+2
*
cputlb: Remove static tlb sizing
Richard Henderson
2019-01-28
1
-1
/
+0
*
tcg/riscv: enable dynamic TLB sizing
Richard Henderson
2019-01-28
2
-71
/
+55
*
tcg: introduce dynamic TLB sizing
Emilio G. Cota
2019-01-28
1
-0
/
+1
*
tcg/riscv: Add the target init code
Alistair Francis
2018-12-25
1
-0
/
+31
*
tcg/riscv: Add the prologue generation and register the JIT
Alistair Francis
2018-12-25
1
-0
/
+111
*
tcg/riscv: Add the out op decoder
Alistair Francis
2018-12-25
1
-0
/
+496
*
tcg/riscv: Add direct load and store instructions
Alistair Francis
2018-12-25
1
-0
/
+158
*
tcg/riscv: Add slowpath load and store instructions
Alistair Francis
2018-12-25
1
-0
/
+256
*
tcg/riscv: Add branch and jump instructions
Alistair Francis
2018-12-25
1
-0
/
+145
*
tcg/riscv: Add the add2 and sub2 instructions
Alistair Francis
2018-12-25
1
-0
/
+55
*
tcg/riscv: Add the out load and store instructions
Alistair Francis
2018-12-25
1
-0
/
+65
*
tcg/riscv: Add the extract instructions
Alistair Francis
2018-12-25
1
-0
/
+34
*
tcg/riscv: Add the mov and movi instruction
Alistair Francis
2018-12-25
1
-0
/
+86
*
tcg/riscv: Add the relocation functions
Alistair Francis
2018-12-25
1
-0
/
+88
*
tcg/riscv: Add the instruction emitters
Alistair Francis
2018-12-25
1
-0
/
+48
*
tcg/riscv: Add the immediate encoders
Alistair Francis
2018-12-25
1
-0
/
+90
*
tcg/riscv: Add support for the constraints
Alistair Francis
2018-12-25
1
-0
/
+168
*
tcg/riscv: Add the tcg target registers
Alistair Francis
2018-12-25
1
-0
/
+118
*
tcg/riscv: Add the tcg-target.h file
Alistair Francis
2018-12-25
1
-0
/
+177