summaryrefslogtreecommitdiffstats
path: root/src/arch/riscv/include
Commit message (Expand)AuthorAgeFilesLines
* [riscv] Create coherent DMA mapping of 32-bit address space on demandMichael Brown2025-07-111-6/+1Star
* [riscv] Invalidate data cache on completed RX DMA buffersMichael Brown2025-07-101-11/+0Star
* [riscv] Add optimised TCP/IP checksummingMichael Brown2025-07-101-0/+15
* [riscv] Provide a DMA API implementation for RISC-V bare-metal systemsMichael Brown2025-07-094-3/+80
* [riscv] Support explicit cache management operations on I/O buffersMichael Brown2025-07-071-0/+17
* [riscv] Add support for detecting T-Head vendor extensionsMichael Brown2025-07-072-0/+25
* [riscv] Serialise MMIO accesses with respect to each otherMichael Brown2025-06-221-4/+8
* [riscv] Maximise barrier effects of memory fencesMichael Brown2025-06-121-1/+1
* [riscv] Support mapping I/O devices outside of the identity mapMichael Brown2025-05-262-0/+40
* [riscv] Support older SBI implementationsMichael Brown2025-05-251-6/+48
* [riscv] Speed up memmove() when copying in forwards directionMichael Brown2025-05-211-12/+5Star
* [lkrn] Add basic support for the RISC-V Linux kernel image formatMichael Brown2025-05-201-0/+34
* [riscv] Use generic external heap based on the system memory mapMichael Brown2025-05-192-32/+0Star
* [riscv] Hold virtual address offset in the thread pointer registerMichael Brown2025-05-111-0/+33
* [crypto] Expose shifted out bit from big integer shiftsMichael Brown2025-02-131-16/+20
* [crypto] Expose carry flag from big integer addition and subtractionMichael Brown2024-11-261-16/+20
* [riscv] Check if seed CSR is accessible from S-modeMichael Brown2024-10-291-0/+75
* [sbi] Add support for running as a RISC-V SBI payloadMichael Brown2024-10-283-0/+51
* [riscv] Add support for the seed CSR as an entropy sourceMichael Brown2024-10-281-0/+1
* [riscv] Add support for RDTIME as a timer sourceMichael Brown2024-10-281-0/+1
* [riscv] Add support for checking CPU extensions reported via device treeMichael Brown2024-10-282-0/+17
* [riscv] Add support for reboot and power off via SBIMichael Brown2024-10-224-0/+44
* [riscv] Add support for the SBI debug consoleMichael Brown2024-10-221-0/+157
* [crypto] Use architecture-independent bigint_is_set()Michael Brown2024-10-101-19/+0Star
* [crypto] Rename bigint_rol()/bigint_ror() to bigint_shl()/bigint_shr()Michael Brown2024-10-071-4/+4
* [crypto] Eliminate temporary carry space for big integer multiplicationMichael Brown2024-09-271-10/+7Star
* [profile] Standardise return type of profile_timestamp()Michael Brown2024-09-241-0/+28
* [crypto] Use constant-time big integer multiplicationMichael Brown2024-09-231-5/+38
* [riscv] Add support for the RISC-V CPU architectureMichael Brown2024-09-1513-0/+952
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2026-03-04 17:45:10 +0100