openslx/kernel-qcow2-linux.git - In-kernel qcow2 (Kernel part)

	Commit message (Expand)	Author	Age	Files	Lines
*	clk: tegra: Make vde a child of pll_c3	Thierry Reding	2018-07-09	1	-1/+1
*	clk: tegra: Make vic03 a child of pll_c3	Thierry Reding	2018-07-09	1	-0/+1
*	clk: tegra: Add quirk for getting CDEV1/2 clocks on Tegra20	Dmitry Osipenko	2018-05-18	1	-1/+1
*	clk: tegra: Specify VDE clock rate	Dmitry Osipenko	2018-03-12	1	-1/+1
*	clk: tegra: Mark HCLK, SCLK and EMC as critical	Dmitry Osipenko	2018-03-12	1	-4/+3
*	clk: tegra: Add CEC clock	Peter De Schrijver	2017-03-20	1	-0/+1
*	clk: tegra: Initialize UTMI PLL when enabling PLLU	Andrew Bresticker	2016-06-30	1	-154/+2
*	clk: tegra: dpaux and dpaux1 are fixed factor clocks	Thierry Reding	2016-04-28	1	-0/+4
*	clk: tegra: pll: Fix _pll_ramp_calc_pll logic and _calc_dynamic_ramp_rate	Rhyland Klein	2015-11-20	1	-30/+63
*	clk: tegra: pll: Don't unconditionally set LOCK flags	Rhyland Klein	2015-11-20	1	-9/+15
*	clk: tegra: Constify pdiv-to-hw mappings	Thierry Reding	2015-11-20	1	-5/+5
*	clk: tegra: Format tables consistently	Thierry Reding	2015-11-18	1	-184/+186
*	clk: tegra: Miscellaneous coding style cleanups	Thierry Reding	2015-11-18	1	-3/+3
*	clk: tegra: Fix 26 MHz oscillator frequency	Thierry Reding	2015-11-18	1	-1/+1
*	clk: tegra: Modify tegra_audio_clk_init to accept more plls	Rhyland Klein	2015-10-20	1	-1/+7
*	clk: tegra: Fix some static checker problems	Stephen Boyd	2015-08-26	1	-4/+4
*	Merge tag 'tegra-for-4.3-clk' of git://git.kernel.org/pub/scm/linux/kernel/gi...	Stephen Boyd	2015-08-26	1	-0/+82
\|\
\| *	clk: tegra: Save/restore CCLKG_BURST_POLICY on suspend	Tuomas Tynkkynen	2015-07-16	1	-0/+14
\| *	clk: tegra: Add DFLL DVCO reset control for Tegra124	Paul Walmsley	2015-07-16	1	-0/+68
* \|	clk: tegra: Properly include clk.h	Stephen Boyd	2015-07-20	1	-1/+0
\|/
*	clk: tegra: Set the EMC clock as the parent of the MC clock	Tomeu Vizoso	2015-05-13	1	-12/+1
*	clk: tegra: Add EMC clock driver	Mikko Perttunen	2015-05-13	1	-1/+4
*	clk: tegra: Remove old Tegra124 EMC clock	Mikko Perttunen	2015-05-13	1	-1/+0
*	clk: tegra: Use the proper parent for plld_dsi	Thierry Reding	2015-04-10	1	-6/+8
*	clk: tegra: Model oscillator as clock	Thierry Reding	2015-04-10	1	-1/+2
*	clk: tegra: Enable HDA to HDMI clocks on Tegra124	Dylan Reid	2015-04-10	1	-0/+5
*	clk: tegra: Define PLLD_DSI and remove dsia(b)_mux	Mark Zhang	2015-02-02	1	-20/+16
*	clk: tegra: Add support for the Tegra132 CAR IP block	Paul Walmsley	2015-02-02	1	-9/+121
*	clk: tegra124: Add init data for dsi lp clocks	Sean Paul	2015-02-02	1	-0/+2
*	clk: tegra: Implement memory-controller clock	Thierry Reding	2014-11-26	1	-1/+6
*	clk: tegra124: Add PLL_M_UD and PLL_C_UD clocks	Mikko Perttunen	2014-09-18	1	-0/+8
*	clk: tegra124: init table updates	Peter De Schrijver	2014-06-27	1	-0/+6
*	clk: tegra: Add SATA clocks to Tegra124 initialization table	Mikko Perttunen	2014-06-25	1	-0/+2
*	clk: tegra: fix vi_sensor clocks on Tegra124	Peter De Schrijver	2014-06-25	1	-1/+1
*	clk: tegra: Initialize xusb clocks	Andrew Bresticker	2014-05-23	1	-0/+6
*	clk: tegra: Fix xusb_hs_src clock hierarchy	Andrew Bresticker	2014-05-23	1	-10/+5
*	clk: tegra: remove non-existent clocks	Stephen Warren	2014-04-24	1	-3/+0
*	clk: tegra124: remove gr2d and gr3d clocks	Peter De Schrijver	2014-02-20	1	-2/+0
*	clk: tegra: fix sdmmc clks on Tegra1x4	Andrew Bresticker	2014-02-17	1	-4/+4
*	clk: tegra: fix host1x clock on Tegra124	Mark Zhang	2014-02-17	1	-1/+1
*	clk: tegra: PLLD2 fixes for hdmi	David Ung	2014-02-17	1	-8/+7
*	clk: tegra: Fix PLLD mnp table	Rhyland Klein	2014-02-17	1	-1/+10
*	clk: tegra: Fix PLLP rate table	Gabe Black	2014-02-17	1	-5/+5
*	clk: tegra: implement a reset driver	Stephen Warren	2013-12-12	1	-1/+1
*	clk: tegra: add FUSE clock device	Alexandre Courbot	2013-11-26	1	-0/+1
*	clk: tegra124: add suspend/resume function for tegra_cpu_car_ops	Joseph Lo	2013-11-26	1	-0/+27
*	clk: tegra124: add wait_for_reset and disable_clock for tegra_cpu_car_ops	Joseph Lo	2013-11-26	1	-0/+26
*	clk: tegra124: Add support for Tegra124 clocks	Peter De Schrijver	2013-11-26	1	-0/+1370