summaryrefslogtreecommitdiffstats
path: root/hw/riscv/virt.c
Commit message (Expand)AuthorAgeFilesLines
* hw/riscv: virt: Remove the riscv_ prefix of the machine* functionsBin Meng2020-06-031-10/+10
* hw: Use QEMU_IS_ALIGNED() on parallel flash block sizePhilippe Mathieu-Daudé2020-05-181-1/+1
* qom: Drop parameter @errp of object_property_add() & friendsMarkus Armbruster2020-05-151-3/+2Star
* hw/riscv: Add optional symbol callback ptr to riscv_load_firmware()Anup Patel2020-04-291-1/+1
* hw/riscv: Generate correct "mmu-type" for 32-bit machinesBin Meng2020-04-291-0/+4
* hw/riscv: Provide rdtime callback for TCG in CLINT emulationAnup Patel2020-02-271-1/+1
* riscv: virt: Allow PCI address 0Bin Meng2020-02-271-0/+1
* riscv: virt: Use Goldfish RTC deviceAnup Patel2020-02-101-0/+16
* riscv/virt: Add syscon reboot and poweroff DT nodesAnup Patel2020-02-101-4/+22
* hw/riscv: Add optional symbol callback ptr to riscv_load_kernel()Zhuang, Siwei (Data61, Kensington NSW)2019-11-251-1/+2
* RISC-V: virt: This is a "sifive,test1" test finisherPalmer Dabbelt2019-11-251-1/+4
* riscv/virt: Increase flash sizeAlistair Francis2019-11-141-1/+1
* riscv/virt: Jump to pflash if specifiedAlistair Francis2019-10-281-1/+10
* riscv/virt: Add the PFlash CFI01 deviceAlistair Francis2019-10-281-0/+86
* riscv/virt: Manually define the machineAlistair Francis2019-10-281-6/+24
* riscv: hw: Drop "clock-frequency" property of cpu nodesBin Meng2019-10-281-2/+0Star
* riscv: hw: Change create_fdt() to return voidBin Meng2019-09-171-7/+4Star
* riscv: hw: Remove not needed PLIC properties in device treeBin Meng2019-09-171-2/+0Star
* riscv: hw: Use qemu_fdt_setprop_cell() for property with only 1 cellBin Meng2019-09-171-12/+12
* riscv: hw: Remove superfluous "linux, phandle" propertyBin Meng2019-09-171-3/+0Star
* Include sysemu/sysemu.h a lot lessMarkus Armbruster2019-08-161-0/+1
* Include hw/hw.h exactly where neededMarkus Armbruster2019-08-161-1/+0Star
* hw/riscv: Load OpenSBI as the default firmwareAlistair Francis2019-07-181-3/+8
* hw/riscv: Replace global smp variables with machine smp propertiesLike Xu2019-07-051-0/+1
* hw/riscv: Add support for loading a firmwareAlistair Francis2019-06-271-0/+4
* hw/riscv: Split out the boot functionsAlistair Francis2019-06-271-46/+5Star
* riscv: virt: Add cpu-topology DT node.Atish Patra2019-06-261-2/+20
* riscv: virt: Correct pci "bus-range" encodingBin Meng2019-06-241-1/+1
* riscv: virt: Allow specifying a CPU via commandlineAlistair Francis2019-05-241-1/+2
* target/riscv: Remove unused include of riscv_htif.h for virt board riscvJonathan Behrens2019-05-241-1/+0Star
* riscv: Ensure the kernel start address is correctly castAlistair Francis2019-02-121-1/+1
* elf: Add optional function ptr to load_elf() to parse ELF notesLiam Merwick2019-02-051-1/+1
* hw/riscv/virt: Connect the gpex PCIeAlistair Francis2018-12-201-1/+130
* hw/riscv/virt: Adjust memory layout spacingAlistair Francis2018-12-201-8/+8
* hw/riscv/virt: Free the test device tree node nameAlistair Francis2018-11-141-0/+1
* RISC-V: Don't add NULL bootargs to device-treeMichael Clark2018-10-171-1/+3
* RISC-V: Add missing free for plic_hart_configMichael Clark2018-10-171-0/+2
* Merge remote-tracking branch 'remotes/armbru/tags/pull-error-2018-09-24' into...Peter Maydell2018-09-251-2/+2
|\
| * Drop "qemu:" prefix from error_report() argumentsMao Zhongyi2018-09-241-2/+2
* | hw/riscv/virtio: Set the soc device tree node as a simple-busAlistair Francis2018-09-051-1/+1
|/
* virt: Fix crash when introspecting the deviceAlistair Francis2018-07-191-3/+2Star
* hw/riscv/sifive_plic: Use gpios instead of irqsAlistair Francis2018-07-061-2/+2
* hw/riscv: Use the IEC binary prefix definitionsPhilippe Mathieu-Daudé2018-07-021-1/+2
* RISC-V: Mark ROM read-only after copying in codeMichael Clark2018-05-061-19/+24
* RISC-V: Remove EM_RISCV ELF_MACHINE indirectionMichael Clark2018-05-061-1/+1
* RISC-V: Remove unused class definitionsMichael Clark2018-05-061-25/+0Star
* RISC-V: Remove identity_translate from load_elfMichael Clark2018-05-061-6/+1Star
* RISC-V: Use ROM base address and size from memmapMichael Clark2018-05-061-2/+2
* RISC-V: Make virt board description match spikeMichael Clark2018-05-061-1/+1
* RISC-V: Replace hardcoded constants with enum valuesMichael Clark2018-05-061-2/+4
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2025-01-09 07:34:45 +0100