summaryrefslogtreecommitdiffstats
path: root/target/arm/internals.h
Commit message (Expand)AuthorAgeFilesLines
* target/arm: Implement MVE VLDR/VSTR (non-widening forms)Peter Maydell2021-06-211-0/+11
* target/arm: Rename mte_probe1 to mte_probeRichard Henderson2021-04-301-1/+1
* target/arm: Merge mte_check1, mte_checkNRichard Henderson2021-04-301-4/+1Star
* target/arm: Replace MTEDESC ESIZE+TSIZE with SIZEM1Richard Henderson2021-04-301-2/+2
* target/arm: Add support for FEAT_SSBS, Speculative Store Bypass SafeRebecca Cran2021-03-051-0/+6
* exec: Move TranslationBlock typedef to qemu/typedefs.hRichard Henderson2021-02-181-2/+1Star
* target/arm: Split out syndrome.h from internals.hRichard Henderson2021-02-161-244/+1Star
* target/arm: Use the proper TBI settings for linux-userRichard Henderson2021-02-161-2/+2
* target/arm: Add support for FEAT_DIT, Data Independent TimingRebecca Cran2021-02-111-0/+6
* cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClassClaudio Fontana2021-02-051-0/+6
* target/arm: Introduce PREDDESC field definitionsRichard Henderson2021-01-191-0/+9
* target/arm: set HPFAR_EL2.NS on secure stage 2 faultsRémi Denis-Courmont2021-01-191-0/+2
* target/arm: secure stage 2 translation regimeRémi Denis-Courmont2021-01-191-0/+22
* target/arm: add MMU stage 1 for Secure EL2Rémi Denis-Courmont2021-01-191-0/+12
* target/arm: Ignore HCR_EL2.ATA when {E2H,TGE} != 11Richard Henderson2020-10-201-4/+5
* target/arm: Always pass cacheattr to get_phys_addrRichard Henderson2020-06-261-1/+2
* target/arm: Add mte helpers for sve scalar + int loadsRichard Henderson2020-06-261-0/+6
* target/arm: Implement helper_mte_checkNRichard Henderson2020-06-261-0/+2
* target/arm: Implement helper_mte_check1Richard Henderson2020-06-261-0/+48
* target/arm: Add gen_mte_check1Richard Henderson2020-06-261-0/+8
* target/arm: Move regime_tcr to internals.hRichard Henderson2020-06-261-0/+9
* target/arm: Move regime_el to internals.hRichard Henderson2020-06-261-0/+36
* target/arm: Implement the ADDG, SUBG instructionsRichard Henderson2020-06-261-0/+9
* target/arm: Implement the IRG instructionRichard Henderson2020-06-261-0/+5
* target/arm: Add MTE bits to tb_flagsRichard Henderson2020-06-261-0/+18
* target/arm: Add MTE system registersRichard Henderson2020-06-261-0/+9
* target-arm: kvm64: handle SIGBUS signal from kernel or KVMDongjiu Geng2020-05-141-2/+3
* target/arm: Remove sve_memopidxRichard Henderson2020-05-111-5/+0Star
* target/arm: Introduce core_to_aa64_mmu_idxRichard Henderson2020-03-051-0/+6
* target/arm: Move DBGDIDR into ARMISARegistersPeter Maydell2020-02-211-3/+3
* target/arm: Stop assuming DBGDIDR always existsPeter Maydell2020-02-211-0/+42
* target/arm: Add _aa32_ to isar_feature functions testing 32-bit ID registersPeter Maydell2020-02-211-1/+1
* target/arm: Split out aa64_va_parameter_tbi, aa64_va_parameter_tbidRichard Henderson2020-02-211-3/+0Star
* target/arm: Update MSR access to UAORichard Henderson2020-02-131-0/+3
* target/arm: Enforce PAN semantics in get_S1protRichard Henderson2020-02-131-0/+13
* target/arm: Update MSR access for PANRichard Henderson2020-02-131-0/+6
* target/arm: Introduce aarch64_pstate_valid_maskRichard Henderson2020-02-131-0/+12
* target/arm: Mask CPSR_J when Jazelle is not enabledRichard Henderson2020-02-131-1/+4
* target/arm: Split out aarch32_cpsr_valid_maskRichard Henderson2020-02-131-0/+21
* target/arm: Add mmu_idx for EL1 and EL2 w/ PAN enabledRichard Henderson2020-02-131-0/+9
* target/arm: Add arm_mmu_idx_is_stage1_of_2Richard Henderson2020-02-131-0/+18
* target/arm: Add regime_has_2_rangesRichard Henderson2020-02-071-0/+18
* target/arm: Reorganize ARMMMUIdxRichard Henderson2020-02-071-0/+35
* target/arm: Rename ARMMMUIdx_S1E2 to ARMMMUIdx_E2Richard Henderson2020-02-071-1/+1
* target/arm: Rename ARMMMUIdx*_S1E3 to ARMMMUIdx*_SE3Richard Henderson2020-02-071-1/+1
* target/arm: Rename ARMMMUIdx_S1SE[01] to ARMMMUIdx_SE10_[01]Richard Henderson2020-02-071-2/+2
* target/arm: Rename ARMMMUIdx_S1NSE* to ARMMMUIdx_Stage1_E*Richard Henderson2020-02-071-3/+3
* target/arm: Rename ARMMMUIdx_S2NS to ARMMMUIdx_Stage2Richard Henderson2020-02-071-1/+1
* target/arm: Rename ARMMMUIdx*_S12NSE* to ARMMMUIdx*_E10_*Richard Henderson2020-02-071-2/+2
* target/arm: Split out arm_mmu_idx_elRichard Henderson2019-10-241-0/+9