index
:
bwlp/qemu.git
block_qcow2_cluster_info
master
spice_video_codecs
Experimental fork of QEMU with video encoding patches
OpenSLX
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
target
/
riscv
/
cpu_bits.h
Commit message (
Expand
)
Author
Age
Files
Lines
*
target/riscv: remove force HS exception
Jose Martins
2021-10-29
1
-6
/
+0
*
target/riscv: Add CSR defines for RISC-V PM extension
Alexey Baturo
2021-10-28
1
-0
/
+96
*
target/riscv: Create RISCVMXL enumeration
Richard Henderson
2021-10-21
1
-3
/
+5
*
target/riscv: Remove some unused macros
Alistair Francis
2021-10-21
1
-8
/
+0
*
target/riscv: csr: Rename HCOUNTEREN_CY and friends
Bin Meng
2021-09-21
1
-4
/
+4
*
target/riscv: Update the ePMP CSR address
Alistair Francis
2021-09-20
1
-2
/
+2
*
target/riscv: fix wfi exception behavior
Jose Martins
2021-06-08
1
-0
/
+1
*
target/riscv: Remove the unused HSTATUS_WPRI macro
Alistair Francis
2021-05-11
1
-6
/
+0
*
target/riscv: Remove the hardcoded SATP_MODE macro
Alistair Francis
2021-05-11
1
-11
/
+0
*
target/riscv: Remove the hardcoded MSTATUS_SD macro
Alistair Francis
2021-05-11
1
-10
/
+0
*
target/riscv: Remove the hardcoded HGATP_MODE macro
Alistair Francis
2021-05-11
1
-11
/
+0
*
target/riscv: Remove the hardcoded SSTATUS_SD macro
Alistair Francis
2021-05-11
1
-6
/
+0
*
target/riscv: Define ePMP mseccfg
Hou Weiying
2021-05-11
1
-0
/
+3
*
target/riscv: Convert the RISC-V exceptions to an enum
Alistair Francis
2021-05-11
1
-21
/
+23
*
target/riscv: Remove privilege v1.9 specific CSR related code
Atish Patra
2021-05-11
1
-23
/
+0
*
target-riscv: support QMP dump-guest-memory
Yifei Jiang
2021-03-04
1
-0
/
+1
*
riscv: Add semihosting support
Keith Packard
2021-01-18
1
-0
/
+1
*
target/riscv: csr: Remove compile time XLEN checks
Alistair Francis
2020-12-18
1
-3
/
+1
*
target/riscv: Fix definition of MSTATUS_TW and MSTATUS_TSR
Alex Richardson
2020-12-18
1
-2
/
+2
*
target/riscv: Remove the HS_TWO_STAGE flag
Alistair Francis
2020-11-10
1
-1
/
+0
*
target/riscv: Merge m/vsstatus and m/vsstatush into one uint64_t unit
Yifei Jiang
2020-11-03
1
-15
/
+4
*
target/riscv: Support the Virtual Instruction fault
Alistair Francis
2020-08-25
1
-0
/
+6
*
target/riscv: Support the v0.6 Hypervisor extension CRSs
Alistair Francis
2020-08-25
1
-0
/
+3
*
target/riscv: Update the CSRs to the v0.6 Hyp extension
Alistair Francis
2020-08-25
1
-6
/
+8
*
target/riscv: Update the Hypervisor trap return/entry
Alistair Francis
2020-08-25
1
-0
/
+1
*
target/riscv: Convert MSTATUS MTL to GVA
Alistair Francis
2020-08-25
1
-2
/
+3
*
target/riscv: Allow generating hlv/hlvx/hsv instructions
Alistair Francis
2020-08-25
1
-0
/
+1
*
target/riscv: Allow setting a two-stage lookup in the virt status
Alistair Francis
2020-08-25
1
-0
/
+1
*
target/riscv: support vector extension csr
LIU Zhiwei
2020-07-02
1
-0
/
+15
*
target/riscv: Add the MSTATUS_MPV_ISSET helper macro
Alistair Francis
2020-02-27
1
-0
/
+11
*
target/riscv: Add support for the 32-bit MSTATUSH CSR
Alistair Francis
2020-02-27
1
-0
/
+3
*
target/riscv: Add virtual register swapping function
Alistair Francis
2020-02-27
1
-0
/
+7
*
target/riscv: Add the force HS exception mode
Alistair Francis
2020-02-27
1
-0
/
+6
*
target/riscv: Add the virtulisation mode
Alistair Francis
2020-02-27
1
-0
/
+3
*
target/riscv: Rename the H irqs to VS irqs
Alistair Francis
2020-02-27
1
-6
/
+6
*
target/riscv: Add support for the new execption numbers
Alistair Francis
2020-02-27
1
-16
/
+19
*
target/riscv: Add the Hypervisor CSRs to CPUState
Alistair Francis
2020-02-27
1
-13
/
+21
*
target/riscv: Update the Hypervisor CSRs to v0.4
Alistair Francis
2019-09-17
1
-17
/
+18
*
target/riscv: Add the mcountinhibit CSR
Alistair Francis
2019-06-25
1
-0
/
+1
*
Supply missing header guards
Markus Armbruster
2019-06-12
1
-0
/
+5
*
target/riscv: Add the HGATP register masks
Alistair Francis
2019-05-24
1
-0
/
+11
*
target/riscv: Add the HSTATUS register masks
Alistair Francis
2019-05-24
1
-0
/
+18
*
target/riscv: Add Hypervisor CSR macros
Alistair Francis
2019-05-24
1
-3
/
+6
*
target/riscv: Add the MPV and MTL mstatus bits
Alistair Francis
2019-05-24
1
-3
/
+2
*
target/riscv: Mark privilege level 2 as reserved
Alistair Francis
2019-05-24
1
-1
/
+1
*
RISC-V: Fixes to CSR_* register macros.
Jim Wilson
2019-03-19
1
-2
/
+33
*
RISC-V: Add misa runtime write support
Michael Clark
2019-02-12
1
-0
/
+11
*
RISC-V: Update CSR and interrupt definitions
Michael Clark
2018-10-17
1
-318
/
+365
*
RISC-V: Improve page table walker spec compliance
Michael Clark
2018-09-04
1
-2
/
+0
*
RISC-V CPU Core Definition
Michael Clark
2018-03-06
1
-0
/
+411