summaryrefslogtreecommitdiffstats
path: root/src/arch/riscv/include/ipxe
Commit message (Expand)AuthorAgeFilesLines
* [riscv] Create coherent DMA mapping of 32-bit address space on demandMichael Brown2025-07-111-6/+1Star
* [riscv] Invalidate data cache on completed RX DMA buffersMichael Brown2025-07-101-11/+0Star
* [riscv] Provide a DMA API implementation for RISC-V bare-metal systemsMichael Brown2025-07-093-3/+66
* [riscv] Support explicit cache management operations on I/O buffersMichael Brown2025-07-071-0/+17
* [riscv] Add support for detecting T-Head vendor extensionsMichael Brown2025-07-072-0/+25
* [riscv] Serialise MMIO accesses with respect to each otherMichael Brown2025-06-221-4/+8
* [riscv] Maximise barrier effects of memory fencesMichael Brown2025-06-121-1/+1
* [riscv] Support mapping I/O devices outside of the identity mapMichael Brown2025-05-261-0/+26
* [riscv] Support older SBI implementationsMichael Brown2025-05-251-6/+48
* [riscv] Use generic external heap based on the system memory mapMichael Brown2025-05-191-18/+0Star
* [riscv] Check if seed CSR is accessible from S-modeMichael Brown2024-10-291-0/+75
* [sbi] Add support for running as a RISC-V SBI payloadMichael Brown2024-10-282-0/+37
* [riscv] Add support for checking CPU extensions reported via device treeMichael Brown2024-10-281-0/+16
* [riscv] Add support for reboot and power off via SBIMichael Brown2024-10-222-0/+28
* [riscv] Add support for the SBI debug consoleMichael Brown2024-10-221-0/+157
* [riscv] Add support for the RISC-V CPU architectureMichael Brown2024-09-151-0/+137