index
:
bwlp/qemu.git
block_qcow2_cluster_info
master
spice_video_codecs
Experimental fork of QEMU with video encoding patches
OpenSLX
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
hw
/
riscv
/
sifive_e.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
riscv: sifive_e: Manually define the machine
Alistair Francis
2020-06-03
1
-11
/
+30
*
riscv: sifive_e: Support changing CPU type
Corey Wharton
2020-04-29
1
-2
/
+3
*
hw/riscv: Let devices own the MemoryRegion they create
Philippe Mathieu-Daudé
2020-03-17
1
-3
/
+3
*
hw/riscv: Use memory_region_init_rom() with read-only regions
Philippe Mathieu-Daudé
2020-03-17
1
-3
/
+2
*
hw/riscv: Provide rdtime callback for TCG in CLINT emulation
Anup Patel
2020-02-27
1
-1
/
+1
*
hw/riscv: Add optional symbol callback ptr to riscv_load_kernel()
Zhuang, Siwei (Data61, Kensington NSW)
2019-11-25
1
-1
/
+1
*
riscv: sifive_e: Drop sifive_mmio_emulate()
Bin Meng
2019-09-17
1
-15
/
+8
*
riscv: sifive: Rename sifive_prci.{c, h} to sifive_e_prci.{c, h}
Bin Meng
2019-09-17
1
-2
/
+2
*
Include sysemu/sysemu.h a lot less
Markus Armbruster
2019-08-16
1
-0
/
+1
*
Include hw/hw.h exactly where needed
Markus Armbruster
2019-08-16
1
-1
/
+0
*
hw/riscv: Replace global smp variables with machine smp properties
Like Xu
2019-07-05
1
-2
/
+4
*
hw/riscv: Split out the boot functions
Alistair Francis
2019-06-27
1
-15
/
+2
*
RISC-V: Fix a memory leak when realizing a sifive_e
Palmer Dabbelt
2019-06-24
1
-7
/
+6
*
SiFive RISC-V GPIO Device
Fabien Chouteau
2019-05-24
1
-2
/
+26
*
riscv: Ensure the kernel start address is correctly cast
Alistair Francis
2019-02-12
1
-1
/
+1
*
elf: Add optional function ptr to load_elf() to parse ELF notes
Liam Merwick
2019-02-05
1
-1
/
+1
*
RISC-V: Enable second UART on sifive_e and sifive_u
Michael Clark
2018-12-20
1
-3
/
+2
*
Drop "qemu:" prefix from error_report() arguments
Mao Zhongyi
2018-09-24
1
-1
/
+1
*
sifive_e: Fix crash when introspecting the device
Alistair Francis
2018-07-19
1
-6
/
+6
*
hw/riscv/sifive_plic: Use gpios instead of irqs
Alistair Francis
2018-07-06
1
-2
/
+3
*
hw/riscv/sifive_e: Create a SiFive E SoC object
Alistair Francis
2018-07-06
1
-25
/
+69
*
RISC-V: Mark ROM read-only after copying in code
Michael Clark
2018-05-06
1
-12
/
+8
*
RISC-V: Remove EM_RISCV ELF_MACHINE indirection
Michael Clark
2018-05-06
1
-1
/
+1
*
RISC-V: Remove unused class definitions
Michael Clark
2018-05-06
1
-25
/
+0
*
RISC-V: Remove identity_translate from load_elf
Michael Clark
2018-05-06
1
-6
/
+1
*
Change references to serial_hds[] to serial_hd()
Peter Maydell
2018-04-26
1
-2
/
+2
*
SiFive Freedom E Series RISC-V Machine
Michael Clark
2018-03-06
1
-0
/
+234