summaryrefslogtreecommitdiffstats
path: root/target/arm
Commit message (Expand)AuthorAgeFilesLines
* arm/cpu64: Register "aarch64" as class propertyEduardo Habkost2020-12-151-10/+6Star
* arm: do not use ram_size globalPaolo Bonzini2020-12-101-1/+2
* target/arm: Implement M-profile "minimal RAS implementation"Peter Maydell2020-12-102-0/+18
* target/arm: Implement CCR_S.TRD behaviour for SG insnsPeter Maydell2020-12-101-0/+86
* hw/intc/armv7m_nvic: Support v8.1M CCR.TRD bitPeter Maydell2020-12-101-0/+2
* target/arm: Implement new v8.1M VLLDM and VLSTM encodingsPeter Maydell2020-12-102-1/+26
* target/arm: Implement new v8.1M NOCP check for exception returnPeter Maydell2020-12-101-1/+21
* target/arm: In v8.1M, don't set HFSR.FORCED on vector table fetch failuresPeter Maydell2020-12-101-1/+5
* target/arm: For v8.1M, always clear R0-R3, R12, APSR, EPSR on exception entryPeter Maydell2020-12-101-4/+12
* hw/intc/armv7m_nvic: Update FPDSCR masking for v8.1MPeter Maydell2020-12-102-0/+8
* target/arm: Implement FPCXT_S fp system registerPeter Maydell2020-12-101-0/+58
* target/arm: Factor out preserve-fp-state from full_vfp_access_check()Peter Maydell2020-12-101-18/+27
* target/arm: Use new FPCR_NZCV_MASK constantPeter Maydell2020-12-101-2/+2
* target/arm: Implement M-profile FPSCR_nzcvqcPeter Maydell2020-12-102-0/+40
* target/arm: Implement VLDR/VSTR system registerPeter Maydell2020-12-102-0/+105
* target/arm: Move general-use constant expanders up in translate.cPeter Maydell2020-12-101-21/+25
* target/arm: Refactor M-profile VMSR/VMRS handlingPeter Maydell2020-12-102-11/+168
* target/arm: Enforce M-profile VMRS/VMSR register restrictionsPeter Maydell2020-12-101-1/+4
* target/arm: Implement CLRM instructionPeter Maydell2020-12-102-1/+43
* target/arm: Implement VSCCLRM insnPeter Maydell2020-12-104-11/+111
* target/arm: Don't clobber ID_PFR1.Security on M-profile coresPeter Maydell2020-12-101-1/+1
* target/arm: Implement v8.1M PXN extensionPeter Maydell2020-12-101-1/+6
* target/arm: Make SYS_HEAPINFO work with RAM that doesn't start at 0Peter Maydell2020-11-231-4/+8
* target/arm: fix stage 2 page-walks in 32-bit emulationRémi Denis-Courmont2020-11-231-2/+2
* arm tcg cpus: Fix Lesser GPL version numberChetan Pant2020-11-1530-30/+30
* target/arm/translate-neon.c: Handle VTBL UNDEF case before VFP access checkPeter Maydell2020-11-101-4/+4
* target/arm: Fix neon VTBL/VTBX for len > 1Richard Henderson2020-11-103-40/+29Star
* target/arm: add space before the open parenthesis '('Xinhao Zhang2020-11-101-1/+1
* target/arm: Don't use '#' flag of printf formatXinhao Zhang2020-11-101-2/+2
* target/arm: add spaces around operatorXinhao Zhang2020-11-103-9/+9
* target/arm: Get correct MMU index for other-security-statePeter Maydell2020-11-021-1/+2
* target/arm: fix LORID_EL1 access checkRémi Denis-Courmont2020-11-021-14/+5Star
* target/arm: fix handling of HCR.FBRémi Denis-Courmont2020-11-021-3/+2Star
* target/arm: Fix VUDOT/VSDOT (scalar) on big-endian hostsPeter Maydell2020-11-021-2/+2
* target/arm: Fix float16 pairwise Neon ops on big-endian hostsPeter Maydell2020-11-021-4/+4
* target/arm: Improve do_prewiden_3dRichard Henderson2020-11-022-31/+45
* target/arm: Simplify do_long_3d and do_2scalar_longRichard Henderson2020-11-021-14/+9Star
* target/arm: Rename neon_load_reg64 to vfp_load_reg64Richard Henderson2020-11-022-46/+46
* target/arm: Add read/write_neon_element64Richard Henderson2020-11-022-47/+73
* target/arm: Rename neon_load_reg32 to vfp_load_reg32Richard Henderson2020-11-022-94/+94
* target/arm: Expand read/write_neon_element32 to all MemOpRichard Henderson2020-11-022-84/+37Star
* target/arm: Add read/write_neon_element32Richard Henderson2020-11-022-99/+183
* target/arm: Use neon_element_offset in vfp_reg_offsetRichard Henderson2020-11-021-9/+4Star
* target/arm: Use neon_element_offset in neon_load/store_regRichard Henderson2020-11-021-12/+2Star
* target/arm: Move neon_element_offset to translate.cRichard Henderson2020-11-022-19/+20
* target/arm: Introduce neon_full_reg_offsetRichard Henderson2020-11-023-23/+31
* linux-user: Set PAGE_TARGET_1 for TARGET_PROT_BTIRichard Henderson2020-10-272-2/+7
* target/arm: Implement FPSCR.LTPSIZE for M-profile LOB extensionPeter Maydell2020-10-203-0/+16
* target/arm: Allow M-profile CPUs with FP16 to set FPSCR.FP16Peter Maydell2020-10-201-19/+28
* target/arm: Fix has_vfp/has_neon ID reg squashing for M-profilePeter Maydell2020-10-201-12/+19