summaryrefslogtreecommitdiffstats
path: root/target
Commit message (Collapse)AuthorAgeFilesLines
...
* | target-sparc: implement UA2005 hypervisor trapsArtyom Tarasenko2017-01-183-5/+39
| | | | | | | | Signed-off-by: Artyom Tarasenko <atar4qemu@gmail.com>
* | target-sparc: hypervisor mode takes over nucleus modeArtyom Tarasenko2017-01-182-3/+7
| | | | | | | | | | | | | | | | | | Accordinf to UA2005, 9.3.3 "Address Space Identifiers", "In hyperprivileged mode, all instruction fetches and loads and stores with implicit ASIs use a physical address, regardless of the value of TL". Signed-off-by: Artyom Tarasenko <atar4qemu@gmail.com>
* | target-sparc: implement UltraSPARC-T1 Strand status ASRArtyom Tarasenko2017-01-181-0/+11
| | | | | | | | | | Signed-off-by: Artyom Tarasenko <atar4qemu@gmail.com> Reviewed-by: Richard Henderson <rth@twiddle.net>
* | target-sparc: implement UA2005 scratchpad registersArtyom Tarasenko2017-01-183-0/+26
| | | | | | | | Signed-off-by: Artyom Tarasenko <atar4qemu@gmail.com>
* | target-sparc: simplify replace_tlb_entry by using TTE_PGSIZEArtyom Tarasenko2017-01-181-3/+2Star
| | | | | | | | | | Signed-off-by: Artyom Tarasenko <atar4qemu@gmail.com> Reviewed-by: Richard Henderson <rth@twiddle.net>
* | target-sparc: on UA2005 don't deliver Interrupt_level_n IRQs in hypervisor modeArtyom Tarasenko2017-01-181-1/+2
| | | | | | | | | | | | | | | | | | | | As described in Chapter 5.7.6 of the UltraSPARC Architecture 2005, outstanding disrupting exceptions that are destined for privileged mode can only cause a trap when the virtual processor is in nonprivileged or privileged mode and PSTATE.ie = 1. At all other times, they are held pending. Signed-off-by: Artyom Tarasenko <atar4qemu@gmail.com> Reviewed-by: Richard Henderson <rth@twiddle.net>
* | target-sparc: add UltraSPARC T1 TLB #definesArtyom Tarasenko2017-01-181-0/+4
| | | | | | | | Signed-off-by: Artyom Tarasenko <atar4qemu@gmail.com>
* | target-sparc: add UA2005 TTE bit #definesArtyom Tarasenko2017-01-181-0/+17
| | | | | | | | Signed-off-by: Artyom Tarasenko <atar4qemu@gmail.com>
* | target-sparc: use explicit mmu register pointersArtyom Tarasenko2017-01-182-12/+58
| | | | | | | | | | | | | | | | Use explicit register pointers while accessing D/I-MMU registers. Call cpu_unassigned_access on access to missing registers. Signed-off-by: Artyom Tarasenko <atar4qemu@gmail.com> Reviewed-by: Richard Henderson <rth@twiddle.net>
* | target-sparc: store cpu super- and hypervisor flags in TBArtyom Tarasenko2017-01-182-5/+36
| | | | | | | | | | Suggested-by: Richard Henderson <rth@twiddle.net> Signed-off-by: Artyom Tarasenko <atar4qemu@gmail.com>
* | target-sparc: ignore MMU-faults if MMU is disabled in hypervisor modeArtyom Tarasenko2017-01-182-2/+15
| | | | | | | | | | | | | | | | while IMMU/DMMU is disabled - ignore MMU-faults in hypervisorv mode or if CPU doesn't have hypervisor - signal TT_INSN_REAL_TRANSLATION_MISS/TT_DATA_REAL_TRANSLATION_MISS otherwise Signed-off-by: Artyom Tarasenko <atar4qemu@gmail.com>
* | Merge remote-tracking branch ↵Peter Maydell2017-01-1652-120/+128
|\ \ | |/ |/| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | 'remotes/stsquad/tags/pull-tcg-common-tlb-reset-20170113-r1' into staging This is the same as the v3 posted except a re-base and a few extra signoffs # gpg: Signature made Fri 13 Jan 2017 14:26:46 GMT # gpg: using RSA key 0xFBD0DB095A9E2A44 # gpg: Good signature from "Alex Bennée (Master Work Key) <alex.bennee@linaro.org>" # Primary key fingerprint: 6685 AE99 E751 67BC AFC8 DF35 FBD0 DB09 5A9E 2A44 * remotes/stsquad/tags/pull-tcg-common-tlb-reset-20170113-r1: cputlb: drop flush_global flag from tlb_flush cpu_common_reset: wrap TCG specific code in tcg_enabled() qom/cpu: move tlb_flush to cpu_common_reset Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
| * cputlb: drop flush_global flag from tlb_flushAlex Bennée2017-01-1325-70/+70
| | | | | | | | | | | | | | | | | | | | | | We have never has the concept of global TLB entries which would avoid the flush so we never actually use this flag. Drop it and make clear that tlb_flush is the sledge-hammer it has always been. Signed-off-by: Alex Bennée <alex.bennee@linaro.org> Reviewed-by: Richard Henderson <rth@twiddle.net> [DG: ppc portions] Acked-by: David Gibson <david@gibson.dropbear.id.au>
| * qom/cpu: move tlb_flush to cpu_common_resetAlex Bennée2017-01-1328-50/+58
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | It is a common thing amongst the various cpu reset functions want to flush the SoftMMU's TLB entries. This is done either by calling tlb_flush directly or by way of a general memset of the CPU structure (sometimes both). This moves the tlb_flush call to the common reset function and additionally ensures it is only done for the CONFIG_SOFTMMU case and when tcg is enabled. In some target cases we add an empty end_of_reset_fields structure to the target vCPU structure so have a clear end point for any memset which is resetting value in the structure before CPU_COMMON (where the TLB structures are). While this is a nice clean-up in general it is also a precursor for changes coming to cputlb for MTTCG where the clearing of entries can't be done arbitrarily across vCPUs. Currently the cpu_reset function is usually called from the context of another vCPU as the architectural power up sequence is run. By using the cputlb API functions we can ensure the right behaviour in the future. Signed-off-by: Alex Bennée <alex.bennee@linaro.org> Reviewed-by: Richard Henderson <rth@twiddle.net> Reviewed-by: David Gibson <david@gibson.dropbear.id.au>
* | Merge remote-tracking branch 'remotes/vivier/tags/m68k-for-2.9-pull-request' ↵Peter Maydell2017-01-164-8/+636
|\ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | into staging # gpg: Signature made Sat 14 Jan 2017 09:06:31 GMT # gpg: using RSA key 0xF30C38BD3F2FBE3C # gpg: Good signature from "Laurent Vivier <lvivier@redhat.com>" # gpg: aka "Laurent Vivier <laurent@vivier.eu>" # gpg: aka "Laurent Vivier (Red Hat) <lvivier@redhat.com>" # Primary key fingerprint: CD2F 75DD C8E3 A4DC 2E4F 5173 F30C 38BD 3F2F BE3C * remotes/vivier/tags/m68k-for-2.9-pull-request: target-m68k: increment/decrement with SP target-m68k: CAS doesn't need aligned access target-m68k: manage pre-dec et post-inc in CAS target-m68k: fix gen_flush_flags() target-m68k: fix bit operation with immediate value m68k: Remove PCI and USB from config file target-m68k: Implement bfffo target-m68k: Implement bitfield ops for memory target-m68k: Implement bitfield ops for registers Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
| * | target-m68k: increment/decrement with SPLaurent Vivier2017-01-141-2/+12
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | On 680x0 family only. Address Register indirect With postincrement: When using the stack pointer (A7) with byte size data, the register is incremented by two. Address Register indirect With predecrement: When using the stack pointer (A7) with byte size data, the register is decremented by two. Signed-off-by: Laurent Vivier <laurent@vivier.eu> Reviewed-by: Thomas Huth <huth@tuxfamily.org> Reviewed-by: Richard Henderson <rth@twiddle.net> Message-Id: <1484332593-16782-6-git-send-email-laurent@vivier.eu>
| * | target-m68k: CAS doesn't need aligned accessLaurent Vivier2017-01-141-1/+0Star
| | | | | | | | | | | | | | | | | | Signed-off-by: Laurent Vivier <laurent@vivier.eu> Reviewed-by: Richard Henderson <rth@twiddle.net> Message-Id: <1484332593-16782-5-git-send-email-laurent@vivier.eu>
| * | target-m68k: manage pre-dec et post-inc in CASLaurent Vivier2017-01-141-0/+9
| | | | | | | | | | | | | | | | | | | | | | | | | | | In these cases we must update the address register after the operation. Signed-off-by: Laurent Vivier <laurent@vivier.eu> Reviewed-by: Richard Henderson <rth@twiddle.net> Message-Id: <1484332593-16782-4-git-send-email-laurent@vivier.eu>
| * | target-m68k: fix gen_flush_flags()Laurent Vivier2017-01-141-1/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | gen_flush_flags() is setting unconditionally cc_op_synced to 1 and s->cc_op to CC_OP_FLAGS, whereas env->cc_op can be set to something else by a previous tcg fragment. We fix that by not setting cc_op_synced to 1 (except for gen_helper_flush_flags() that updates env->cc_op) FIX: https://github.com/vivier/qemu-m68k/issues/19 Signed-off-by: Laurent Vivier <laurent@vivier.eu> Reviewed-by: Richard Henderson <rth@twiddle.net> Message-Id: <1484332593-16782-3-git-send-email-laurent@vivier.eu>
| * | target-m68k: fix bit operation with immediate valueLaurent Vivier2017-01-141-3/+10
| | | | | | | | | | | | | | | | | | | | | | | | | | | M680x0 bit operations with an immediate value use 9 bits of the 16bit value, while coldfire ones use only 8 bits. Signed-off-by: Laurent Vivier <laurent@vivier.eu> Reviewed-by: Richard Henderson <rth@twiddle.net> Message-Id: <1484332593-16782-2-git-send-email-laurent@vivier.eu>
| * | target-m68k: Implement bfffoRichard Henderson2017-01-143-1/+62
| | | | | | | | | | | | | | | | | | Signed-off-by: Richard Henderson <rth@twiddle.net> Message-Id: <1479242669-25852-1-git-send-email-rth@twiddle.net> Signed-off-by: Laurent Vivier <laurent@vivier.eu>
| * | target-m68k: Implement bitfield ops for memoryRichard Henderson2017-01-144-2/+333
| | | | | | | | | | | | | | | | | | Signed-off-by: Richard Henderson <rth@twiddle.net> Message-Id: <1478699171-10637-6-git-send-email-rth@twiddle.net> Signed-off-by: Laurent Vivier <laurent@vivier.eu>
| * | target-m68k: Implement bitfield ops for registersRichard Henderson2017-01-141-0/+210
| | | | | | | | | | | | | | | | | | Signed-off-by: Richard Henderson <rth@twiddle.net> Message-Id: <1478699171-10637-5-git-send-email-rth@twiddle.net> Signed-off-by: Laurent Vivier <laurent@vivier.eu>
* | | target/arm: Fix ubfx et al for aarch64Richard Henderson2017-01-131-1/+1
|/ / | | | | | | | | | | | | | | | | The patch in 59a71b4c5b4e suffered from a merge failure when compared to the original patch in http://lists.nongnu.org/archive/html/qemu-devel/2016-12/msg00137.html Signed-off-by: Richard Henderson <rth@twiddle.net>
* | Merge remote-tracking branch ↵Peter Maydell2017-01-135-5/+9
|\ \ | |/ |/| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | 'remotes/ehabkost/tags/x86-and-machine-pull-request' into staging x86 and machine queue, 2017-01-17 Includes i386, CPU, NUMA, and memory backends changes. i386: target/i386: Fix bad patch application to translate.c CPU: qmp: Report QOM type name on query-cpu-definitions NUMA: numa: make -numa parser dynamically allocate CPUs masks Memory backends: qom: remove unused header monitor: reuse user_creatable_add_opts() instead of user_creatable_add() monitor: fix qmp/hmp query-memdev not reporting IDs of memory backends # gpg: Signature made Thu 12 Jan 2017 17:53:11 GMT # gpg: using RSA key 0x2807936F984DC5A6 # gpg: Good signature from "Eduardo Habkost <ehabkost@redhat.com>" # Primary key fingerprint: 5A32 2FD5 ABC4 D3DB ACCF D1AA 2807 936F 984D C5A6 * remotes/ehabkost/tags/x86-and-machine-pull-request: qmp: Report QOM type name on query-cpu-definitions numa: make -numa parser dynamically allocate CPUs masks target/i386: Fix bad patch application to translate.c monitor: fix qmp/hmp query-memdev not reporting IDs of memory backends monitor: reuse user_creatable_add_opts() instead of user_creatable_add() qom: remove unused header Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
| * qmp: Report QOM type name on query-cpu-definitionsEduardo Habkost2017-01-124-0/+4
| | | | | | | | | | | | | | | | | | | | | | | | The new typename attribute on query-cpu-definitions will be used to help management software use device-list-properties to check which properties can be set using -cpu or -global for the CPU model. Signed-off-by: Eduardo Habkost <ehabkost@redhat.com> Message-Id: <1479320499-29818-1-git-send-email-ehabkost@redhat.com> Reviewed-by: Markus Armbruster <armbru@redhat.com> Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
| * target/i386: Fix bad patch application to translate.cDoug Evans2017-01-121-5/+5
| | | | | | | | | | | | | | | | | | In commit c52ab08aee6f7d4717fc6b517174043126bd302f, the patch snippet for the "syscall" insn got applied to "iret". Signed-off-by: Doug Evans <dje@google.com> Message-Id: <f403045cde4049058c05446d5c04@google.com> Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
* | Merge remote-tracking branch ↵Peter Maydell2017-01-124-1/+188
|\ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | 'remotes/bkoppelmann/tags/pull-tricore-2017-01-11-2' into staging TriCore FPU patches # gpg: Signature made Wed 11 Jan 2017 13:40:11 GMT # gpg: using RSA key 0x0AD2C6396B69CA14 # gpg: Good signature from "Bastian Koppelmann <kbastian@mail.uni-paderborn.de>" # Primary key fingerprint: 6E63 6A7E 83F2 DD0C FA6E 6E37 0AD2 C639 6B69 CA14 * remotes/bkoppelmann/tags/pull-tricore-2017-01-11-2: target-tricore: Add updfl instruction target-tricore: Added new JNE instruction variant target-tricore: Added new MOV instruction variant target-tricore: Added MADD.F and MSUB.F instructions target-tricore: Added FTOUZ instruction Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
| * | target-tricore: Add updfl instructionBastian Koppelmann2017-01-113-0/+18
| | | | | | | | | | | | | | | Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de> Reviewed-by: Richard Henderson <rth@twiddle.net>
| * | target-tricore: Added new JNE instruction variantPeer Adelt2017-01-112-0/+20
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | If D[15] is != sign_ext(const4) then PC will be set to (PC + zero_ext(disp4 + 16)). [BK: fixed style errors] Signed-off-by: Peer Adelt <peer.adelt@c-lab.de> Message-Id: <1465314555-11501-5-git-send-email-peer.adelt@c-lab.de> Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
| * | target-tricore: Added new MOV instruction variantPeer Adelt2017-01-112-0/+17
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Puts the content of data register D[a] into E[c][63:32] and the content of data register D[b] into E[c][31:0]. [BK: fix style error] [BK: Allocate temporaries only when needed] Signed-off-by: Peer Adelt <peer.adelt@c-lab.de> Message-Id: <1465314555-11501-4-git-send-email-peer.adelt@c-lab.de> Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
| * | target-tricore: Added MADD.F and MSUB.F instructionsBastian Koppelmann2017-01-113-1/+102
| | | | | | | | | | | | | | | | | | | | | | | | Multiplies D[a] and D[b] and adds/subtracts the result to/from D[d]. The result is put in D[c]. All operands are floating-point numbers. Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de> Reviewed-by: Richard Henderson <rth@twiddle.net>
| * | target-tricore: Added FTOUZ instructionBastian Koppelmann2017-01-113-0/+31
| |/ | | | | | | | | | | | | | | Converts a 32-bit floating point number to an unsigned int. The result is rounded towards zero. Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de> Reviewed-by: Richard Henderson <rth@twiddle.net>
* | target-i386: Use ctpop helperRichard Henderson2017-01-105-29/+15Star
| | | | | | | | Signed-off-by: Richard Henderson <rth@twiddle.net>
* | target-tilegx: Use ctpop helperRichard Henderson2017-01-103-7/+1Star
| | | | | | | | Signed-off-by: Richard Henderson <rth@twiddle.net>
* | target-sparc: Use ctpop helperRichard Henderson2017-01-103-7/+1Star
| | | | | | | | | | Acked-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk> Signed-off-by: Richard Henderson <rth@twiddle.net>
* | target-s390x: Avoid a loop for popcntRichard Henderson2017-01-101-9/+6Star
| | | | | | | | Signed-off-by: Richard Henderson <rth@twiddle.net>
* | target-ppc: Use ctpop helperRichard Henderson2017-01-103-18/+9Star
| | | | | | | | Signed-off-by: Richard Henderson <rth@twiddle.net>
* | target-alpha: Use ctpop helperRichard Henderson2017-01-103-8/+1Star
| | | | | | | | Signed-off-by: Richard Henderson <rth@twiddle.net>
* | target-xtensa: Use clrsb helperRichard Henderson2017-01-101-10/+1Star
| | | | | | | | Signed-off-by: Richard Henderson <rth@twiddle.net>
* | target-tricore: Use clrsb helperRichard Henderson2017-01-103-7/+1Star
| | | | | | | | | | | | Tested-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de> Reviewed-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de> Signed-off-by: Richard Henderson <rth@twiddle.net>
* | target-arm: Use clrsb helperRichard Henderson2017-01-103-16/+4Star
| | | | | | | | | | Reviewed-by: Alex Bennée <alex.bennee@linaro.org> Signed-off-by: Richard Henderson <rth@twiddle.net>
* | target-i386: Use clz and ctz opcodesRichard Henderson2017-01-103-30/+14Star
| | | | | | | | Signed-off-by: Richard Henderson <rth@twiddle.net>
* | target-arm: Use clz opcodeRichard Henderson2017-01-106-25/+7Star
| | | | | | | | | | Reviewed-by: Alex Bennée <alex.bennee@linaro.org> Signed-off-by: Richard Henderson <rth@twiddle.net>
* | target-xtensa: Use clz opcodeRichard Henderson2017-01-103-17/+11Star
| | | | | | | | Signed-off-by: Richard Henderson <rth@twiddle.net>
* | target-unicore32: Use clz opcodeRichard Henderson2017-01-103-16/+3Star
| | | | | | | | Signed-off-by: Richard Henderson <rth@twiddle.net>
* | target-tricore: Use clz opcodeRichard Henderson2017-01-103-14/+3Star
| | | | | | | | | | | | Tested-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de> Reviewed-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de> Signed-off-by: Richard Henderson <rth@twiddle.net>
* | target-tilegx: Use clz and ctz opcodesRichard Henderson2017-01-103-14/+2Star
| | | | | | | | Signed-off-by: Richard Henderson <rth@twiddle.net>
* | target-s390x: Use clz opcodeRichard Henderson2017-01-103-8/+1Star
| | | | | | | | Signed-off-by: Richard Henderson <rth@twiddle.net>
* | target-ppc: Use clz and ctz opcodesRichard Henderson2017-01-103-28/+16Star
| | | | | | | | Signed-off-by: Richard Henderson <rth@twiddle.net>
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-22 09:06:08 +0100