summaryrefslogtreecommitdiffstats
path: root/target/arm/cpu.h
Commit message (Expand)AuthorAgeFilesLines
* target/arm: Only implement doubles if the FPU supports themPeter Maydell2019-06-171-0/+6
* target/arm: Allow M-profile CPUs to disable the DSP extension via CPU propertyPeter Maydell2019-06-171-0/+2
* target/arm: Allow VFP and Neon to be disabled via a CPU propertyPeter Maydell2019-06-171-0/+4
* target/arm: Convert VFP VMLA to decodetreePeter Maydell2019-06-131-0/+5
* target/arm: Convert the VSEL instructions to decodetreePeter Maydell2019-06-131-0/+6
* Include qemu-common.h exactly where neededMarkus Armbruster2019-06-121-1/+0Star
* cpu: Remove CPU_COMMONRichard Henderson2019-06-101-3/+1Star
* cpu: Introduce CPUNegativeOffsetStateRichard Henderson2019-06-101-0/+1
* cpu: Move ENV_OFFSET to exec/gen-icount.hRichard Henderson2019-06-101-2/+0Star
* target/arm: Use env_cpu, env_archcpuRichard Henderson2019-06-101-5/+0Star
* cpu: Replace ENV_GET_CPU with env_cpuRichard Henderson2019-06-101-2/+0Star
* cpu: Define ArchCPURichard Henderson2019-06-101-0/+1
* cpu: Define CPUArchState with typedefRichard Henderson2019-06-101-2/+2
* tcg: Split out target/arch/cpu-param.hRichard Henderson2019-06-101-30/+3Star
* target/arm: Implement ARMv8.5-RNGRichard Henderson2019-05-221-0/+5
* target/arm: Put all PAC keys into a structureRichard Henderson2019-05-221-5/+7
* target/arm: Implement XPSR GE bitsPeter Maydell2019-05-071-0/+4
* arm: Allow system registers for KVM guests to be changed by QEMU codePeter Maydell2019-05-071-1/+8
* target/arm: Implement VLSTM for v7M CPUs with an FPUPeter Maydell2019-04-291-0/+2
* target/arm: Implement M-profile lazy FP state preservationPeter Maydell2019-04-291-0/+3
* target/arm: New function armv7m_nvic_set_pending_lazyfp()Peter Maydell2019-04-291-0/+12
* target/arm: New helper function arm_v7m_mmu_idx_all()Peter Maydell2019-04-291-0/+7
* target/arm: Activate M-profile floating point context when FPCCR.ASPEN is setPeter Maydell2019-04-291-0/+2
* target/arm: Set FPCCR.S when executing M-profile floating point insnsPeter Maydell2019-04-291-0/+2
* target/arm: Overlap VECSTRIDE and XSCALE_CPAR TB flagsPeter Maydell2019-04-291-4/+6
* target/arm: Move NS TBFLAG from bit 19 to bit 6Peter Maydell2019-04-291-5/+6
* target/arm: Implement v7m_update_fpccr()Peter Maydell2019-04-291-0/+14
* target/arm: Implement dummy versions of M-profile FP-related registersPeter Maydell2019-04-291-0/+34
* qom/cpu: Simplify how CPUClass:cpu_dump_state() printsMarkus Armbruster2019-04-181-2/+1Star
* target: Simplify how the TARGET_cpu_list() printMarkus Armbruster2019-04-181-1/+1
* target/arm: make pmccntr_op_start/finish staticAndrew Jones2019-03-251-11/+0Star
* target/arm: Implement ARMv8.5-FRINTRichard Henderson2019-03-051-0/+5
* target/arm: Implement ARMv8.5-CondMRichard Henderson2019-03-051-0/+5
* target/arm: Implement ARMv8.4-CondMRichard Henderson2019-03-051-0/+5
* target/arm: Implement ARMv8.0-PredInvRichard Henderson2019-03-051-1/+12
* target/arm: Implement ARMv8.0-SBRichard Henderson2019-03-051-0/+10
* target/arm: Split out arm_sctlrRichard Henderson2019-03-051-9/+15
* target/arm: Implement VFMAL and VFMSL for aarch32Richard Henderson2019-02-281-0/+5
* target/arm: Implement FMLAL and FMLSL for aarch64Richard Henderson2019-02-281-0/+5
* Revert "arm: Allow system registers for KVM guests to be changed by QEMU code"Peter Maydell2019-02-281-8/+1Star
* target/arm: Gate "miscellaneous FP" insns by ID register fieldPeter Maydell2019-02-281-0/+20
* target/arm: Use MVFR1 feature bits to gate A32/T32 FP16 instructionsPeter Maydell2019-02-281-1/+36
* target/arm: Implement ARMv8.3-JSConvRichard Henderson2019-02-211-0/+10
* target/arm: Split out FPSCR.QC to a vector fieldRichard Henderson2019-02-151-1/+4
* arm: Allow system registers for KVM guests to be changed by QEMU codePeter Maydell2019-02-151-1/+8
* target/arm: expose remaining CPUID registers as RAZAlex Bennée2019-02-151-0/+3
* target/arm: expose CPUID registers to userspaceAlex Bennée2019-02-151-0/+21
* target/arm: relax permission checks for HWCAP_CPUID registersAlex Bennée2019-02-151-0/+12
* target/arm: Make FPSCR/FPCR trapped-exception bits RAZ/WIPeter Maydell2019-02-051-0/+6
* target/arm: Add TBFLAG_A64_TBID, split out gen_top_byte_ignoreRichard Henderson2019-02-051-0/+1
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2025-01-21 04:51:42 +0100