summaryrefslogtreecommitdiffstats
path: root/target/arm/cpu.h
Commit message (Expand)AuthorAgeFilesLines
* target/arm: Optimize cpu_mmu_indexRichard Henderson2020-03-051-10/+13
* target/arm: Add HCR_EL2 bit definitions from ARMv8.6Richard Henderson2020-03-051-0/+7
* target/arm: Implement ARMv8.3-CCIDXPeter Maydell2020-02-281-1/+16
* target/arm: Implement v8.4-RCPCPeter Maydell2020-02-281-0/+5
* target/arm: Implement v8.3-RCPCPeter Maydell2020-02-281-0/+5
* target/arm: Fix wrong use of FIELD_EX32 on ID_AA64DFR0Peter Maydell2020-02-281-2/+2
* target/arm: Remove ARM_FEATURE_VFP*Richard Henderson2020-02-281-3/+0Star
* target/arm: Replace ARM_FEATURE_VFP4 with isar_feature_aa32_simdfmacRichard Henderson2020-02-281-0/+12
* target/arm: Add isar_feature_aa64_fp_simd, isar_feature_aa32_vfpRichard Henderson2020-02-281-0/+11
* target/arm: Add isar_feature_aa32_{fpsp_v2, fpsp_v3, fpdp_v3}Richard Henderson2020-02-281-0/+18
* target/arm: Rename isar_feature_aa32_fpdp_v2Richard Henderson2020-02-281-2/+2
* target/arm: Add isar_feature_aa32_vfp_simdRichard Henderson2020-02-281-0/+9
* target/arm: Rename isar_feature_aa32_simd_r32Richard Henderson2020-02-211-1/+1
* target/arm: Correctly implement ACTLR2, HACTLR2Peter Maydell2020-02-211-0/+5
* target/arm: Use FIELD_EX32 for testing 32-bit fieldsPeter Maydell2020-02-211-9/+9
* target/arm: Use isar_feature function for testing AA32HPD featurePeter Maydell2020-02-211-0/+5
* target/arm: Test correct register in aa32_pan and aa32_ats1e1 checksPeter Maydell2020-02-211-7/+7
* target/arm: Implement ARMv8.4-PMU extensionPeter Maydell2020-02-211-0/+18
* target/arm: Read debug-related ID registers from KVMPeter Maydell2020-02-211-0/+5
* target/arm: Move DBGDIDR into ARMISARegistersPeter Maydell2020-02-211-1/+1
* target/arm: Stop assuming DBGDIDR always existsPeter Maydell2020-02-211-0/+7
* target/arm: Add _aa64_ and _any_ versions of pmu_8_1 isar checksPeter Maydell2020-02-211-2/+13
* target/arm: Define an aa32_pmu_8_1 isar feature test functionPeter Maydell2020-02-211-1/+8
* target/arm: Add and use FIELD definitions for ID_AA64DFR0_EL1Peter Maydell2020-02-211-0/+10
* target/arm: Define and use any_predinv isar_feature testPeter Maydell2020-02-211-0/+5
* target/arm: Add isar_feature_any_fp16 and document naming/usage conventionsPeter Maydell2020-02-211-1/+18
* target/arm: Add _aa32_ to isar_feature functions testing 32-bit ID registersPeter Maydell2020-02-211-3/+10
* target/arm: Update MSR access to UAORichard Henderson2020-02-131-0/+6
* target/arm: Add ID_AA64MMFR2_EL1Richard Henderson2020-02-131-0/+17
* target/arm: Update MSR access for PANRichard Henderson2020-02-131-0/+2
* target/arm: Remove CPSR_RESERVEDRichard Henderson2020-02-131-6/+0Star
* target/arm: Replace CPSR_ERET_MASK with aarch32_cpsr_valid_maskRichard Henderson2020-02-131-2/+0Star
* target/arm: Add isar_feature tests for PAN + ATS1E1Richard Henderson2020-02-131-0/+29
* target/arm: Add mmu_idx for EL1 and EL2 w/ PAN enabledRichard Henderson2020-02-131-11/+22
* target/arm: Move arm_excp_unmasked to cpu.cRichard Henderson2020-02-071-111/+0Star
* target/arm: Update get_a64_user_mem_index for VHERichard Henderson2020-02-071-4/+5
* target/arm: Add VHE system register redirection and aliasingRichard Henderson2020-02-071-0/+13
* target/arm: Add the hypervisor virtual counterRichard Henderson2020-02-071-5/+6
* target/arm: Update arm_sctlr for VHERichard Henderson2020-02-071-9/+1Star
* target/arm: Reorganize ARMMMUIdxRichard Henderson2020-02-071-76/+58Star
* target/arm: Tidy ARMMMUIdx m-profile definitionsRichard Henderson2020-02-071-8/+8
* target/arm: Rearrange ARMMMUIdxBitRichard Henderson2020-02-071-16/+23
* target/arm: Expand TBFLAG_ANY.MMUIDX to 4 bitsRichard Henderson2020-02-071-8/+8
* target/arm: Recover 4 bits from TBFLAGsRichard Henderson2020-02-071-26/+44
* target/arm: Rename ARMMMUIdx_S1E2 to ARMMMUIdx_E2Richard Henderson2020-02-071-2/+2
* target/arm: Rename ARMMMUIdx*_S1E3 to ARMMMUIdx*_SE3Richard Henderson2020-02-071-2/+2
* target/arm: Rename ARMMMUIdx_S1SE[01] to ARMMMUIdx_SE10_[01]Richard Henderson2020-02-071-4/+4
* target/arm: Rename ARMMMUIdx_S1NSE* to ARMMMUIdx_Stage1_E*Richard Henderson2020-02-071-2/+2
* target/arm: Rename ARMMMUIdx_S2NS to ARMMMUIdx_Stage2Richard Henderson2020-02-071-2/+2
* target/arm: Rename ARMMMUIdx*_S12NSE* to ARMMMUIdx*_E10_*Richard Henderson2020-02-071-4/+4